STEPPER MOTOR CONTROLLER / DRIVER

■ GENERAL DESCRIPTION

NJM3517 is a stepper motor controller/driver, which requires minimum of external components and drive currents up to 500mA.

The NJM3517 is suited for applications requiring least-possible RFI. Operating in a bi-level drive mode can increase motor performance; high voltage pulse is applied to the motor winding at the beginning of a step, in order to give a rapid rise of current.

■ FEATURES

- · Internal complete driver and phase logic
- Continuous-output current 2 x 350mA
- Half- and full-step mode generation
- LS-TTL-compatible inputs
- · Bi-level drive mode for high step rates
- · Voltage-doubling drive possibilities
- Half-step position-indication output
- Minimal RFI
- Packages SOP16 JEDEC 300mil

■ BLOCK DIAGRAM



PACKAGE OUTLINE

NJM3517E2(SOP16)



Figure 1. Block diagram

New Japan Radio Co., Ltd.

■ PIN CONFIGURATIONS



Fugure 2.Pin configurations

■ PIN DESCRIPTION

SOP	Symbol	Description
1	P _{B2}	Phase output 2, phase B. Open collector output capable of sinking max 500 mA.
2	P _{B1}	Phase output 1, phase B. Open collector output capable of sinking max 500 mA.
3	GND	Ground and negative supply for both V_{cc} and V_{ss} .
4	P _{A1}	Phase output 1, phase A.
5	P _{A2}	Phase output 2, phase A.
6	DIR	Direction input. Determines in which rotational direction steps will be taken.
7	STEP	Stepping pulse. One step is generated for each negative edge of the step signal.
8	ØВ	Zero current half step position indication output for phase B.
9	ØA	Zero current half step position indication output for phase A.
10	HSM	Half-step mode. Determines whether the motor will be operated in half or full-step
		mot. When pulled low, one step pulse will correspond to a half step of the motor.
11	INH	A high level on the inhibit input turns all phase output off.
12	RC	Bi-level pulse timing pin. Pulse time is approximately $t_{on} = 0.55 \cdot R_T \cdot C_T$
13	LA	Second level (bi-level) output, phase A.
14	LB	Second level (bi-level) output, Phase B.
15	V _{ss}	Second level supply voltage, +10 to +40 V.
16	V _{cc}	Logic supply voltage, nominally +5 V.

■ FUNCTIONAL DESCRIPTION

The circuit, NJM3517, is a high performance motor driver, intended to drive a stepper motor in a unipolar, bi-level way. Bi-level means that during the first time after a phase shift, the voltage across the motor is increased to a second voltage supply, V_{ss} , in order to obtain a more-rapid rise of current, see figure 25.

The current starts to rise toward a value which is many times greater than the rated winding current. This compensates for the loss in drive current and loss of torque due to the back emf of the motor.

After a short time, t_{on} , set by the monostable, the bi-level output is switched off and the winding current flows from the V_{MM} supply, which is chosen for rated winding current. How long this time must be to give any increase in performance is determined by V_{ss} voltage and motor data, the L/R time-constant.

In a low-voltage system, where high motor performance is needed, it is also possible to double the motor voltage by adding a few external components, see figure 4.

The time the circuit applies the higher voltage to the motor is controlled by a monostable flip-flop and determined by the timing components R_{τ} and C_{τ} .

The circuit can also drive a motor in traditional unipolar way.

An inhibit input (INH) is used to switch off the current completely.

■ LOGIC INPUTS

All inputs are LS-TTL compatible. If any of the logic inputs are left open, the circuit will accept it as a HIGH level. NJM3517 contains all phase logic necessary to control the motor in a proper way.

STEP — Stepping pulse

One step is generated for each negative edge of the STEP signal. In half-step mode, two pulses will be required to move one full step. Notice the set up time, t_s , of DIR and HSM signals. These signals must be latched during the negative edge of STEP, see timing diagram, figure 6.



New Japan Radio Co., Ltd.

JRC

DIR — Direction

DIR determines in which direction steps will be taken. Actual direction depends on motor and motor connections. DIR can be changed at any time, but not simultaneously with STEP, see timing diagram, figure 6.

HSM determines whether the motor will be controlled in full-step or half-step mode. When pulled low, a steppulse will correspond to a half step of the motor. HSM can be changed at any time, but not simultaneously with STEP, see timing diagram, figure 6.

INH — Inhibit

A HIGH level on the INH input, turns off all phase outputs to reduce current consumption.

RESET

An internal Power-On Reset circuit connected to V_{cc} resets the phase logic and inhibits the outputs during power up, to prevent false stepping.

OUTPUT STAGES

The output stage consists of four open-collector transistors. The second high-voltage supply contains Darlington transistors.

PHASE OUTPUT

The phase outputs are connected directly to the motor as shown in figure 3.

BI-LEVEL TECHNIQUE

The bi-level pulse generator consists of two monostables with a common RC network.

The internal phase logic generates a trigger pulse every time the phase changes state. The pulse triggers its own monostable which turns on the output transistors for a precise period of time:

$\mathbf{t}_{_{On}} = 0.55 \bullet \mathbf{C}_{_{\mathrm{T}}} \bullet \mathbf{R}_{_{\mathrm{T}}}.$

See pulse diagrams, figures 7 through 11.

BIPOLAR PHASE LOGIC OUTPUT

The $Ø_A$ and $Ø_B$ outputs are generated from the phase logic and inform an external device if the A phase or the B phase current is internally inhibited. These outputs are intended to support if it is legal to correctly go from a half-step mode to a full-step mode without loosing positional information.

The NJM3517 can act as a controller IC for 2 driver ICs, the NJM3770A. Use P_{A1} and P_{B1} for phase control, and $Ø_A$ and $Ø_B$ for I_0 and I_1 control of current turnoff.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Pin No.	Symbol	Min	Max	Unit
Voltage					
Logic supply	16	V _{cc}	0	7	V
Second suppl	15	V _{ss}	0	45	V
Logic input	6, 7, 10, 11	V	-0.3	6	V
Current					
Phase output	1, 2, 4, 5	l _P	0	500	mA
Second-level output	13, 14	I _L	-500	0	mA
Logic input	6, 7, 10, 11	I,	-10		mA
The zero output	8, 9	I _o	-	6	mA
Temperature					
Operating junction temperature		T _i	-40	+150	°C
Storage temperature		T _{Stg}	-55	+150	°C
Power Dissipation (Package Data)					
Note 2.		P _D	-	1.3	W

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Logic supply voltage	V _{cc}	4.75	5	5.25	V
Second-level supply voltage	V _{ss}	10	-	40	V
Phase output current	I _P	0	-	350	mA
Second-level output current	I.	-350	-	0	mA
Operating junction temperature	T	-20	-	+125	°C
Set up time	t _s	400	-	-	ns
Step pulse duration	t _p	800	-	-	ns





Figure 5. Definition of symbols

Figure 6. Timing diagram

■ ELECTRICAL CHARACTERISTICS

Electrical characteristics at T_j = +25°C, V_{CC} = +5.0 V, V_{MM} = +40 V, V_{SS} = +40 V unless otherwise specified.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Supply current	I _{cc}	INH = LOW	-	45	60	mA
		INH = HIGH	-	12	-	mA
Phase outputs						
Saturation voltage	V _{PCE Sat}	I _P = 350 mA	-	-	0.85	V
Leakage current	I _{PL}	$V_{p} = 0 V$	-	-	500	A
Turn on, turn off	t _d	+70°C	-	-	3	s
	t _d	+125°C	-	-	6	S
Second-level outputs						
Saturation voltage	V _{LCE Sat}	I _L = -350 mA	-	-	2.0	V
Leakage current	I _{LL}	$V_{L} = 0 V$	-500	-	-	A
On time	t _{on}	(note 3)	220	260	300	s
Logic inputs						
Voltage level, HIGH	V _{IH}		-	2.0	-	V
Voltage level, LOW	V _{IL}		-	-	0.8	V
Input current, LOW	I _{IL}	V ₁ = 0.4 V	-400	-	-	A
Input current, HIGH	I _{IH}	V ₁ = 2.4 V	-	-	20	A
Logic outputs						
Saturation voltage	V _{ØCE Sat}	$I_{g} = 1.6 \text{ mA}$	-	-	0.4	V

Notes

1. All voltages are with respect to ground. Current are positive into, negative out of specified terminal.

2. Derates at 10.4 mW/°C above +25°C.

3. $R_T = 47 \text{ k}\Omega$, $C_T = 10 \text{ nF}$.

■ PURPOSE OF EXTERNAL COMPONENTS

For figures 3 and 4. Note that "Larger than \ldots " is normally the vice versa of "Smaller than \ldots ."

Component	Purpose	Value	Larger than value	Smaller than value
D1, D2	Passes low power to motor and prevents high power from shorting through low power supply	I _f = 1A 1N4001, UF4001	Increases price	Decreases max current capability
D3 D6	Inductive current supressor	I _f = 1A	Increases price	Decreases current turn-off capability
		t _{rr} = 100nS e.g. BYV27 UF4001 RGPP10G RGPP30D	Slows down turn- off time. Voltage at anode might exceed voltage breakdown	Speeds up turn- off time.
R1	Base drive current limitter	$R = 200hm$ $P = R1 \left(\frac{V_{mm}}{R_1 + R_2}\right)^2$	Slows down Q1's turn-on and Q4's turn-off time.	Speeds up Q1's turn-on and Q4's turn-off time.
R2, R3	Base discharge resistor	$R = 2400hm$ $P = R1 \left(\frac{V_{mm}}{R_1 + R_2}\right)^2$	Slows down Q1's turn-off and Q4's turn-on time.	Speeds up Q1's turn-off and Q4's turn-on time.
R4 R7	External transistor base driver	$R = \frac{V_{mmr} V_{be} V_{e}}{I_4 - \left(\frac{V_{be}}{R_{12}}\right)}$ $P > (I_4)^2 R_4$ Check hfe.	Decreases ext. transistor I _C max. Lowers 3517 power dissipation.	Increases ext. transistor I _C max. Increases 3517 power dissipation.
R8, R9	ØA, ØB pull-up resistors	R = 5kohm @ pull-up voltage = 5V. $P = \frac{(V_{CC})^2}{R}$	Increases noise sensitivity, worse logic-level definition	Increases noise immunity, better logic-level definition.
			Less stress on ØA, ØB output transistors	Stress on ØA, ØB output transistors.
R10, R11	Limit max. motor current. Resistors may be omitted. (Check motor specifications first.)	R= ^V mm ^{-V} Motor ^{-V} CESat	Decreases motor current.	Increases motor current.
R12 R15	External transistor base discharge.	$R = \frac{V_{be}}{I_{12}} = 15 \Omega$ $P > V_{be} \cdot I_{12}$	Slows down external transistor turn-off time. Lowers 3517 power dissipation	Speeds up external transistor turn-off time. Increases 3517 power dissipation
RT, CT	Sets L _A and L _B on time when triggered by STEP.	R = 47kohm, C = 10nf P < 250mW	Increases on time.	Decreases on time
C1, C2	Stores the doubling voltage.	$C = 100 \mu\text{F}$ $V_{C} \ge 45 \text{V}$	Increases effective on-time during voltage doubling	Decreases effective on-time during voltage doubling.
C3 C5	Filtering of supply- voltage ripple and take- up of energy feedback from D3 D6	C ≥ 10 µF	Increases price, better filtering, decreases risk of IC breakdown	Decreases price, more compact solution.
		V _{Rated} >V _{mm} ,V _{ss} or V _{cc}	Increases price	Risk for capacitor breakdown.
Q1, Q2	Activation transistor of voltage doubling.	I _C as motor requires.	Increases price.	Decreases max I _m during voltage doubling.
Q3, Q4	Charging of voltage doubling capacitor	IC=	$\frac{(V_{mm} - V_f - V_{CE})}{\left(\frac{1}{f_{Step}} - 0.55 \bullet R_T \bullet\right)}$	•
Q5 Q8	Motor current drive transistor.	I _C as motor requires. PNP power trans.	Increases max current capability.	Decreases max current capability.

JRC

NJM3517



Figure 7. Full-step mode, forward. 4-step sequence. Gray-code +90° phase shift.



Figure 9. Half-step mode, forward. 8-step sequence.





Figure 8. Full-step mode, reverse. 4-step sequence. Gray-code -90° phase shift.





Figure 11. Half-step mode, inhibit.

■ APPLICATIONS INFORMATION

Logic inputs

If any of the logic inputs are left open, the circuit will treat it as a high-level input. Unused inputs should be connected to proper voltage levels in order to get the highest noise immunity.

Phase outputs

Phase outputs use a current-sinking method to drive the windings in a unipolar way. A common resistor in the center tap will limit the maximum motor current.

Fast free-wheeling diodes must be used to protect output transistors from inductive spikes.

Series diodes in V_{MM} supply, prevent V_{ss} voltage from shorting through the V_{MM} power supply. However, these may be omitted if no bi-level is used. The V_{ss} pin must not be connected to a lower voltage than V_{MM} , but can be left unconnected.

Zero outputs

 $Ø_A$ and $Ø_B$, "zero A" and "zero B," are open-collector outputs, which go high when the corresponding phase output is inhibited by the half-step-mode circuitry. A pull-up resistor should be used and connected to a suitable supply voltage (5 kohms for 5V logic). See "Bipolar phase logic output."

Interference

To avoid interference problems, a good idea is to route separate ground leads to each power supply, where the only common point is at the NJM3517's GND pin. Decoupling of V_{ss} and V_{MM} will improve performance. A 5 kohm pull-up resistor at logic inputs will improve level definitions, especially when driven by open-collector outputs.



JRC

INPUT AND OUTPUT SIGNALS FOR DIFFERENT DRIVE MODES

The pulse diagrams, figures 7 through 10, show the necessary input signals and the resulting output signals for each drive mode.

On the left side are the input and output signals, the next column shows the state of each signal at the cursor position marked "C."

STEP is shown with a 50% duty cycle, but can, of course, be with any duty cycle, as long as pulse time (t_a) is within specifications.

 $P_{_A}$ and $P_{_B}$ are displayed with low level, showing current sinking. $L_{_A}$ and $L_{_B}$ are displayed with high level, showing current sourcing.

USER HINTS

- 1. Never disconnect ICs or PC-boards when power is supplied.
- 2. If second supply is not used, disconnect and leave open V_{SS}, L_A, L_B, and RC. Preferably replace the V_{MM} supply diodes (D1, D2) with a straight connection.
- Remember that excessive voltages might be generated by the motor, even though clamping diodes are used. 3.
- 4. Choice of motor. Choose a motor that is rated for the current you need to establish desired torque. A high supply voltage will gain better stepping performance. If the motor is not specified for the V_{MM} voltage, a current limiting resistor will be necessary to connect in series with center tap. This changes the L/R time constant.
- Never use L_A or L_B for continuous output at high currents. L_A and L_B on-time can be altered by changing the RC net. An alternative is to trigger the mono-flip-flop by taking a STEP and then externally pulling the RC pin 5. (12Pin) low (0V) for the desired on-time.
- 6. Avoid V_{MM} and V_{ss} power supplies with serial diodes (without filter capacitor) and/or common ground with V_{cc} . The common place for ground should be as close as possible to the IC's ground pin (pin 3).
- To change actual motor rotation direction, exchange motor connections at P_{A1} and P_{A2} (or P_{B1} and P_{B2}). 7.
- Half-stepping. in the half-step mode, the power input to the motor alternates between one or two phase 8. windings. In half-step mode, motor resonances are reduced. In a two-phase motor, the electrical phase shift between the windings is 90 degrees. The torgue developed is the vector sum of the two windings energized. Therefore, when only one winding is energized, which is the case in half-step mode for every second step, the torque of the motor is reduced by approximately 30%. This causes a torque ripple.
- Ramping. Every drive system has inertia which must be considered in the drive scheme. The rotor and load 9. inertia plays a big role at higher speeds. Unlike the DC motor, the stepper motor is a synchronous motor and does not change speed due to load variations. Examination of typical stepper motors' torque versus speed curves indicates a sharp torque drop-off for the start-stop without error curve. The reason for this is that the torque requirements increase by the cube of the speed change. As it can be seen, for good motor performance, controlled acceleration and deceleration should be considered.

■ COMMON FAULT CONDITIONS

- $V_{_{MM}}$ supply not connected, or $V_{_{MM}}$ supply not connected through diodes.
- The inhibit input not pulled low or floating. Inhibit is active high.
- A bipolar motor without a center tap is used. Exchange motor for unipolar version. Connect according to figure 3.Á
- External transistors connected without proper base-current supply resistor.
- Insufficient filtering capacitors used.
- Current restrictions exceeded.
- L_A and L_B used for continuous output at high currents. Use the RC network to set a proper duty cycle according to specifications.Á
- A common ground wire is used for all three power supplies. If possible, use separate ground leads for each supply to minimize power interference.

DRIVE CIRCUITS

If high performance is to be achieved from a stepper motor, the phase must be energized rapidly when turned on and also de-energize rapidly when turned off. In other words, the phase current must increase/decrease rapidly at phase shift.

PHASE TURN-OFF CONSIDERATIONS

When the winding current is turned off the induced high voltage spike will damage the drive circuits if not properly suppressed.

V@\s^|^&cāį} [~c@\č¦}Ėį~~&ãa&ãasas-{|∥[,sÈ

- New Japan Radio Co.,Ltd. -

< About the turn-off circuit >

There are various turn-off circuit methods for the purpose of extracting the speed performance of the motor. The turn-off time of motor current depends on the clamp voltage of the turn-off circuit.

Therefore, it is necessary to select an appropriate turn-off method according to the motor speed. However, the larger the clamp voltage of the turn-off circuit, the negative voltage is generated by electromagnetic induction to the other winding.

Method	Diode Turn-off	Resistor + Diode Turn-off	Zener Diode + Diode Turn-off
External parts scale	Small	Medium	Large
Motor Speed	Low	High	
Negative voltage value	Low	Middle to High	



< Prevention of Malfunction for Negative Voltage >

In unipolar motor drive, when switching the winding current electromagnetically coupled, the output pin may become below the GND potential due to long wiring of the motor, routing of the GND wiring of the mounting board, turn-off circuit type, and so on.

Due to the nature of the monolithically structured IC, when a large negative voltage is applied to the output pin, the inside of the IC may cause unexpected operation, which may cause circuit malfunction (miss step).

Therefore, in order to reliably prevent circuit malfunction due to negative voltage, it is recommended to insert a diode in series at the output pin and take countermeasures.



New Japan Radio Co., Ltd.

TYPICAL CHARACTERISTICS



Figure 12. Typical second output saturation voltage vs. output current



Figure 15. Typical I $_{\rm g}$ vs. V $_{\rm {\it QCE Sat}}$ "Zero output" saturation



Figure 18. Typical P_{DP} vs. I_{P} . Power dissipation without second-level supply (includes 2 active outputs = FULL STEP)











Figure 19. Typical P_{DL} vs. I_L . Power dissipation in the bilevel pulse when raising to the I_L value. One active output



Figure 14. Typical phase output saturation voltage vs. output current



Figure 17.Typical t_{on} vs. f_s /dc. Output pulse width vs.step frequency/duty



Figure 20 . Motor Current IP

The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.

New Japan Radio Co., Ltd. -