


# **DDR2 SDRAM UDIMM**

MT18HTF12872AZ – 1GB MT18HTF25672AZ – 2GB MT18HTF51272AZ – 4GB

#### **Features**

- 240-pin, unbuffered dual in-line memory module (UDIMM)
- Fast data transfer rates: PC2-8500, PC2-6400, PC2-5300, PC2-4200, or PC2-3200
- 1GB (128 Meg x 72), 2GB (256 Meg x 72), 4GB (512 Meg x 72)
- $V_{DD} = V_{DDO} 1.8V$
- $V_{DDSPD} = 1.7-3.6V$
- JEDEC-standard 1.8V I/O (SSTL\_18-compatible)
- Differential data strobe (DQS, DQS#) option
- 4*n*-bit prefetch architecture
- Supports ECC error detection and correction
- Dual-rank
- Multiple internal device banks for concurrent operation
- Programmable CAS latency (CL)
- Posted CAS additive latency (AL)
- WRITE latency = READ latency 1 <sup>t</sup>CK
- Programmable burst lengths (BLs): 4 or 8
- Adjustable data-output drive strength
- 64ms, 8192-cycle refresh
- On-die termination (ODT)
- Serial presence-detect (SPD) with EEPROM
- · Gold edge contacts
- · Halogen-free

Figure 1: 240-Pin UDIMM (MO-237 R/C G)



# Options Marking

• Operating temperature

- Commercial (0°C ≤ $T_A$ ≤ +70°C)	None
- Industrial (-40°C ≤ $T_A$ ≤ +85°C) <sup>1</sup>	I

- Package
  - 240-pin DIMM (halogen-free)

    Z
- Frequency/CL<sup>2</sup>

	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
_	1.875ns @ CL = 7 (DDR2-1066)	-1GA
_	2.5ns @ CL = 5 (DDR2-800)	-80E
_	2.5ns @ CL = 6 (DDR2-800)	-800
_	3ns @ CL = 5 (DDR2-667)	-667

Notes: 1. Contact Micron for industrial temperature module offerings.

2. CL = CAS (READ) latency.

#### **Table 1: Key Timing Parameters**

Speed	Industry		Dat	ta Rate (M	Γ/s)		<sup>t</sup> RCD	<sup>t</sup> RP	<sup>t</sup> RC
Grade	Nomenclature	CL = 7	<b>CL</b> = 6	CL = 5	CL = 4	CL = 3	(ns)	(ns)	(ns)
-1GA	PC2-8500	1066	800	667	533	400	13.125	13.125	58.125
-80E	PC2-6400		800	800	533	400	12.5	12.5	57.5
-800	PC2-6400		800	667	533	400	15	15	60
-667	PC2-5300		_	667	553	400	15	15	60
-53E	PC2-4200		_	_	553	400	15	15	55
-40E	PC2-3200		_	_	400	400	15	15	55

#### **Table 2: Addressing**

Parameter	1GB	2GB	4GB
Refresh count	8K	8K	8K
Row address	16K A[13:0]	16K A[13:0]	32K A[14:0]
Device bank address	4 BA[1:0]	8 BA[2:0]	8 BA[2:0]
Device configuration	512Mb (64 Meg x 8)	1Gb (128 Meg x 8)	2Gb (256 Meg x 8)
Column address	1K A[9:0]	1K A[9:0]	1K A[9:0]
Module rank address	2 S#[1:0]	2 S#[1:0]	2 S#[1:0]

#### Table 3: Part Numbers and Timing Parameters - 1GB Modules

Base device: MT47H64M8, 1512Mb DDR2 SDRAM

Part Number <sup>2</sup>	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- <sup>t</sup> RCD- <sup>t</sup> RP)
MT18HTF12872A(I)Z-80E	1GB	128 Meg x 72	6.4 GB/s	2.5ns/800 MT/s	5-5-5
MT18HTF12872A(I)Z-800	1GB	128 Meg x 72	6.4 GB/s	2.5ns/800 MT/s	6-6-6
MT18HTF12872A(I)Z-667	1GB	128 Meg x 72	5.3 GB/s	3.0ns/667 MT/s	5-5-5

#### Table 4: Part Numbers and Timing Parameters - 2GB Modules

Base device: MT47H128M8, 1 1Gb DDR2 SDRAM

Part Number <sup>2</sup>	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- <sup>t</sup> RCD- <sup>t</sup> RP)
MT18HTF25672A(I)Z-1GA	2GB	256 Meg x 72	8.5 GB/s	1.875ns/1066 MT/s	7-7-7
MT18HTF25672A(I)Z-80E	2GB	256 Meg x 72	6.4 GB/s	2.5ns/800 MT/s	5-5-5
MT18HTF25672A(I)Z-800	2GB	256 Meg x 72	6.4 GB/s	2.5ns/800 MT/s	6-6-6
MT18HTF25672A(I)Z-667	2GB	256 Meg x 72	5.3 GB/s	3.0ns/667 MT/s	5-5-5

#### **Table 5: Part Numbers and Timing Parameters - 4GB Modules**

Base device: MT47H256M8, 1 2Gb DDR2 SDRAM

Part Number <sup>2</sup>	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- <sup>t</sup> RCD- <sup>t</sup> RP)
MT18HTF51272A(I)Z-1GA	4GB	512 Meg x 72	8.5 GB/s	1.875ns/1066 MT/s	7-7-7
MT18HTF51272A(I)Z-80E	4GB	512 Meg x 72	6.4 GB/s	2.5ns/800 MT/s	5-5-5
MT18HTF51272A(I)Z-800	4GB	512 Meg x 72	6.4 GB/s	2.5ns/800 MT/s	6-6-6
MT18HTF51272A(I)Z-667	4GB	512 Meg x 64	5.3 GB/s	3.0ns/667 MT/s	5-5-5

Notes: 1. The data sheet for the base device can be found on Micron's Web site.

2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes. Example: MT18HTF25672AZ-80EM1.

# **Pin Assignments**

**Table 6: Pin Assignments** 

	240-Pin UDIMM Front									240-Pin UE	NMIC	Back			
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V <sub>REF</sub>	31	DQ19	61	A4	91	V <sub>SS</sub>	121	V <sub>SS</sub>	151	V <sub>SS</sub>	181	$V_{DDQ}$	211	DM5
2	V <sub>SS</sub>	32	V <sub>SS</sub>	62	$V_{DDQ}$	92	DQS5#	122	DQ4	152	DQ28	182	A3	212	NC
3	DQ0	33	DQ24	63	A2	93	DQS5	123	DQ5	153	DQ29	183	A1	213	V <sub>SS</sub>
4	DQ1	34	DQ25	64	$V_{DD}$	94	$V_{SS}$	124	V <sub>SS</sub>	154	V <sub>SS</sub>	184	$V_{DD}$	214	DQ46
5	V <sub>SS</sub>	35	V <sub>SS</sub>	65	$V_{SS}$	95	DQ42	125	DM0	155	DM3	185	CK0	215	DQ47
6	DQS0#	36	DQS3#	66	$V_{SS}$	96	DQ43	126	NC	156	NC	186	CK0#	216	$V_{SS}$
7	DQS0	37	DQS3	67	$V_{DD}$	97	$V_{SS}$	127	$V_{SS}$	157	$V_{SS}$	187	$V_{DD}$	217	DQ52
8	V <sub>SS</sub>	38	V <sub>SS</sub>	68	NC	98	DQ48	128	DQ6	158	DQ30	188	A0	218	DQ53
9	DQ2	39	DQ26	69	$V_{DD}$	99	DQ49	129	DQ7	159	DQ31	189	$V_{DD}$	219	$V_{SS}$
10	DQ3	40	DQ27	70	A10	100	$V_{SS}$	130	$V_{SS}$	160	$V_{SS}$	190	BA1	220	CK2
11	$V_{SS}$	41	$V_{SS}$	71	BA0	101	SA2	131	DQ12	161	CB4	191	$V_{DDQ}$	221	CK2#
12	DQ8	42	CB0	72	$V_{DDQ}$	102	NC	132	DQ13	162	CB5	192	RAS#	222	$V_{SS}$
13	DQ9	43	CB1	73	WE#	103	$V_{SS}$	133	$V_{SS}$	163	$V_{SS}$	193	S0#	223	DM6
14	$V_{SS}$	44	V <sub>SS</sub>	74	CAS#	104	DQS6#	134	DM1	164	DM8	194	$V_{DDQ}$	224	NC
15	DQS1#	45	DQS8#	75	$V_{DDQ}$	105	DQS6	135	NC	165	NC	195	ODT0	225	$V_{SS}$
16	DQS1	46	DQS8	76	S1#	106	$V_{SS}$	136	$V_{SS}$	166	$V_{SS}$	196	A13	226	DQ54
17	V <sub>SS</sub>	47	V <sub>SS</sub>	77	ODT1	107	DQ50	137	CK1	167	CB6	197	$V_{DD}$	227	DQ55
18	NC	48	CB2	78	$V_{DDQ}$	108	DQ51	138	CK1#	168	CB7	198	$V_{SS}$	228	$V_{SS}$
19	NC	49	CB3	79	$V_{SS}$	109	$V_{SS}$	139	$V_{SS}$	169	$V_{SS}$	199	DQ36	229	DQ60
20	$V_{SS}$	50	V <sub>SS</sub>	80	DQ32	110	DQ56	140	DQ14	170	$V_{DDQ}$	200	DQ37	230	DQ61
21	DQ10	51	$V_{DDQ}$	81	DQ33	111	DQ57	141	DQ15	171	CKE1	201	$V_{SS}$	231	$V_{SS}$
22	DQ11	52	CKE0	82	$V_{SS}$	112	$V_{SS}$	142	$V_{SS}$	172	$V_{DD}$	202	DM4	232	DM7
23	$V_{SS}$	53	$V_{DD}$	83	DQS4#	113	DQS7#	143	DQ20	173	NC	203	NC	233	NC
24	DQ16	54	NC/BA2 <sup>1</sup>	84	DQS4	114	DQS7	144	DQ21	174	NC/A14 <sup>2</sup>	204	$V_{SS}$	234	$V_{SS}$
25	DQ17	55	NC	85	$V_{SS}$	115	$V_{SS}$	145	$V_{SS}$	175	$V_{DDQ}$	205	DQ38	235	DQ62
26	V <sub>SS</sub>	56	$V_{DDQ}$	86	DQ34	116	DQ58	146	DM2	176	A12	206	DQ39	236	DQ63
27	DQS2#	57	A11	87	DQ35	117	DQ59	147	NC	177	A9	207	$V_{SS}$	237	$V_{SS}$
28	DQS2	58	A7	88	$V_{SS}$	118	$V_{SS}$	148	$V_{SS}$	178	$V_{DD}$	208	DQ44	238	$V_{DDSPD}$
29	V <sub>SS</sub>	59	$V_{DD}$	89	DQ40	119	SDA	149	DQ22	179	A8	209	DQ45	239	SA0
30	DQ18	60	A5	90	DQ41	120	SCL	150	DQ23	180	A6	210	$V_{SS}$	240	SA1

Notes: 1. Pin 54 is NC for 1GB; BA2 for 2GB, 4GB.

2. Pin 174 is NC for 1GB, 2GB; A14 for 4GB.

# 1GB, 2GB, 4GB (x72, ECC, DR) 240-Pin DDR2 UDIMM Pin Descriptions

# **Pin Descriptions**

The pin description table below is a comprehensive list of all possible pins for all DDR2 modules. All pins listed may not be supported on this module. See Pin Assignments for information specific to this module.

**Table 7: Pin Descriptions** 

Symbol	Туре	Description
Ax	Input	Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BAx) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. See the Pin Assignments Table for density-specific addressing information.
BAx	Input	<b>Bank address inputs:</b> Define the device bank to which an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA define which mode register (MR0, MR1, MR2, and MR3) is loaded during the LOAD MODE command.
CKx, CK#x	Input	<b>Clock:</b> Differential clock inputs. All control, command, and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#.
CKEx	Input	<b>Clock enable:</b> Enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DDR2 SDRAM.
DMx	Input	<b>Data mask (x8 devices only):</b> DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH, along with that input data, during a write access. Although DM pins are input-only, DM loading is designed to match that of the DQ and DQS pins.
ODTx	Input	<b>On-die termination:</b> Enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR2 SDRAM. When enabled in normal operation, ODT is only applied to the following pins: DQ, DQS, DQS#, DM, and CB. The ODT input will be ignored if disabled via the LOAD MODE command.
Par_In	Input	Parity input: Parity bit for Ax, RAS#, CAS#, and WE#.
RAS#, CAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with S#) define the command being entered.
RESET#	Input	<b>Reset:</b> Asynchronously forces all registered outputs LOW when RESET# is LOW. This signal can be used during power-up to ensure that CKE is LOW and DQ are High-Z.
S#x	Input	<b>Chip select:</b> Enables (registered LOW) and disables (registered HIGH) the command decoder.
SAx	Input	<b>Serial address inputs:</b> Used to configure the SPD EEPROM address range on the I <sup>2</sup> C bus.
SCL	Input	<b>Serial clock for SPD EEPROM:</b> Used to synchronize communication to and from the SPD EEPROM on the I <sup>2</sup> C bus.
CBx	I/O	Check bits. Used for system error detection and correction.
DQx	I/O	Data input/output: Bidirectional data bus.
DQSx, DQS#x	I/O	<b>Data strobe:</b> Travels with the DQ and is used to capture DQ at the DRAM or the controller. Output with read data; input with write data for source synchronous operation. DQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.



# 1GB, 2GB, 4GB (x72, ECC, DR) 240-Pin DDR2 UDIMM Pin Descriptions


#### **Table 7: Pin Descriptions (Continued)**

Symbol	Туре	Description
SDA	I/O	<b>Serial data:</b> Used to transfer addresses and data into and out of the SPD EEPROM on the I <sup>2</sup> C bus.
RDQSx, RDQS#x	Output	<b>Redundant data strobe (x8 devices only):</b> RDQS is enabled/disabled via the LOAD MODE command to the extended mode register (EMR). When RDQS is enabled, RDQS is output with read data only and is ignored during write data. When RDQS is disabled, RDQS becomes data mask (see DMx). RDQS# is only used when RDQS is enabled and differential data strobe mode is enabled.
Err_Out#	Output (open drain)	Parity error output: Parity error found on the command and address bus.
$V_{DD}/V_{DDQ}$	Supply	<b>Power supply:</b> 1.8V $\pm$ 0.1V. The component $V_{DD}$ and $V_{DDQ}$ are connected to the module $V_{DD}$ .
V <sub>DDSPD</sub>	Supply	SPD EEPROM power supply: 1.7–3.6V.
$V_{REF}$	Supply	Reference voltage: V <sub>DD</sub> /2.
V <sub>SS</sub>	Supply	Ground.
NC	-	No connect: These pins are not connected on the module.
NF	-	<b>No function:</b> These pins are connected within the module, but provide no functionality.
NU	_	<b>Not used:</b> These pins are not used in specific module configurations/operations.
RFU	_	Reserved for future use.



# **Functional Block Diagram**

**Figure 2: Functional Block Diagram** 





#### 1GB, 2GB, 4GB (x72, ECC, DR) 240-Pin DDR2 UDIMM General Description

### **General Description**

DDR2 SDRAM modules are high-speed, CMOS dynamic random access memory modules that use internally configured 4 or 8-bank DDR2 SDRAM devices. DDR2 SDRAM modules use DDR architecture to achieve high-speed operation. DDR2 architecture is essentially a 4*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR2 SDRAM module effectively consists of a single 4*n*-bit-wide, one-clock-cycle data transfer at the internal DRAM core and eight corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

DDR2 modules use two sets of differential signals: DQS, DQS# to capture data and CK and CK# to capture commands, addresses, and control signals. Differential clocks and data strobes ensure exceptional noise immunity for these signals and provide precise crossing points to capture input signals. A bidirectional data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR2 SDRAM device during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs.

DDR2 SDRAM modules operate from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

#### **Serial Presence-Detect EEPROM Operation**

DDR2 SDRAM modules incorporate serial presence-detect. The SPD data is stored in a 256-byte EEPROM. The first 128 bytes are programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device occur via a standard I<sup>2</sup>C bus using the DIMM's SCL (clock) SDA (data), and SA (address) pins. Write protect (WP) is connected to V<sub>SS</sub>, permanently disabling hardware write protection.

# 1GB, 2GB, 4GB (x72, ECC, DR) 240-Pin DDR2 UDIMM Electrical Specifications

# **Electrical Specifications**

Stresses greater than those listed may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in the device data sheet are not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

**Table 8: Absolute Maximum Ratings** 

Symbol	Parameter		Min	Max	Units
V <sub>DD</sub> /V <sub>DDQ</sub>	V <sub>DD</sub> /V <sub>DDQ</sub> supply voltage relative to V <sub>SS</sub>		-0.5	2.3	V
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pin relative to V <sub>SS</sub>		-0.5	2.3	V
lı	Input leakage current; Any input $0V \le V_{IN} \le V_{DD}$ ; $V_{REF}$ input $0V \le V_{IN} \le 0.95V$ ; (All other pins not	Address inputs, RAS#, CAS#, WE#, BA	-90	90	μA
	under test = 0V)	S#, CKE, ODT	-45	45	
		CK, CK#	-30	30	
		DM	-10	10	
l <sub>OZ</sub>	Output leakage current; $0V \le V_{OUT}$ ; DQ and ODT are disabled	DQ, DQS, DQS#	-10	10	μА
I <sub>VREF</sub>	$V_{REF}$ leakage current; $V_{REF}$ = valid $V_{REF}$ level		-36	36	μΑ
T <sub>C</sub> <sup>1</sup>	DDR2 SDRAM component operating tempera-	Commercial	0	85	°C
	ture <sup>2</sup>	Industrial	-40	95	°C
T <sub>A</sub>	Module ambient operating temperature	Commercial	0	70	°C
		Industrial	-40	85	°C

Votes:

- 1. The refresh rate is required to double when T<sub>C</sub> exceeds 85°C.
- 2. For further information, refer to technical note TN-00-08: "Thermal Applications," available on Micron's Web site.

# 1GB, 2GB, 4GB (x72, ECC, DR) 240-Pin DDR2 UDIMM DRAM Operating Conditions

### **DRAM Operating Conditions**

Recommended AC operating conditions are given in the DDR2 component data sheets. Component specifications are available on Micron's Web site. Module speed grades correlate with component speed grades.

#### **Table 9: Module and Component Speed Grades**

DDR2 components may exceed the listed module speed grades; module may not be available in all listed speed grades

Module Speed Grade	Component Speed Grade
-1GA	-187E
-80E	-25E
-800	-25
-667	-3
-53E	-37E
-40E	-5E

### **Design Considerations**

#### **Simulations**

Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Micron encourages designers to simulate the signal characteristics of the system's memory bus to ensure adequate signal integrity of the entire memory system.

#### Power

Operating voltages are specified at the DRAM, not at the edge connector of the module. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.



# **IDD Specifications**

#### Table 10: DDR2 I<sub>DD</sub> Specifications and Conditions - 1GB (Die Revision G)

Values shown for MT47H64M8 DDR2 SDRAM only and are computed from values specified in the 512Mb (64 Meg x 8) component data sheet

Parameter		Symbol	-80E/ -800	-667	Units
<b>Operating one bank active-precharge current:</b> ${}^{t}CK = {}^{t}CK (I_{DD}), {}^{t}RAS = {}^{t}RAS MIN (I_{DD}); CKE is HIGH, S# is HIGH between valid comminputs are switching; Data bus inputs are switching$		I <sub>DD0</sub> 1	648	603	mA
Operating one bank active-read-precharge current: $I_{OUT} = 0$ mA; $BL = 4$ , $CL = CL(I_{DD})$ , $AL = 0$ ; ${}^tCK = {}^tCK(I_{DD})$ , ${}^tRC = {}^tRC(I_{DD})$ , ${}^tRAS = {}^tRAS$ MIN $(I_{DD})$ , ${}^tRCD = {}^tRCD(I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as $I_{DD4W}$		I <sub>DD1</sub> 1	738	693	mA
<b>Precharge power-down current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK Other control and address bus inputs are stable; Data bus inputs are		I <sub>DD2P</sub> <sup>2</sup>	126	126	mA
<b>Precharge quiet standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> Ck HIGH, S# is HIGH; Other control and address bus inputs are stable; D are floating		I <sub>DD2Q</sub> <sup>2</sup>	432	396	mA
<b>Precharge standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); CKE is HIGH, S# is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching		I <sub>DD2N</sub> <sup>2</sup>	504	450	mA
Active power-down current: All device banks open; ${}^{t}CK = {}^{t}CK$ [Fast PDN exit ${}^{t}CK = {}^{t}CK$ ] [Fast PDN exit ${}^{t}CK = {}^{t}CK = {}^{t$		I <sub>DD3P</sub> <sup>2</sup>	324	270	mA
	Slow PDN exit MR[12] = 1		162	162	
<b>Active standby current:</b> All device banks open; ${}^{t}CK = {}^{t}CK (I_{DD}), {}^{t}R_{P} (I_{DD}), {}^{t}R_{P} = {}^{t}RP (I_{DD});$ CKE is HIGH, S# is HIGH between valid comman and address bus inputs are switching; Data bus inputs are switching	ds; Other control	I <sub>DD3N</sub> <sup>2</sup>	594	540	mA
<b>Operating burst write current:</b> All device banks open; Continuou = 4, CL = CL ( $I_{DD}$ ), AL = 0; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RAS = {}^{t}RAS MAX (I_{DD}), {}^{t}RP HIGH, S# is HIGH between valid commands; Address bus inputs are substituting$	= ${}^{t}RP (I_{DD})$ ; CKE is	I <sub>DD4W</sub> 1	1188	1098	mA
<b>Operating burst read current:</b> All device banks open; Continuous burst read, $I_{OUT} = 0$ mA; $BL = 4$ , $CL = CL$ ( $I_{DD}$ ), $AL = 0$ ; $CL = CL$ ( $I_{DD}$ ), $CL$ ( $I_{DD}$ ),		I <sub>DD4R</sub> 1	1143	1053	mA
<b>Burst refresh current:</b> ${}^{t}CK = {}^{t}CK (I_{DD})$ ; REFRESH command at every ${}^{t}RFC (I_{DD})$ interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		l <sub>DD5</sub> <sup>2</sup>	918	873	mA
<b>Self refresh current:</b> CK and CK# at 0V; CKE $\leq$ 0.2V; Other control inputs are floating; Data bus inputs are floating	and address bus	l <sub>DD6</sub> <sup>2</sup>	126	126	mA



# 1GB, 2GB, 4GB (x72, ECC, DR) 240-Pin DDR2 UDIMM IDD Specifications

#### Table 10: DDR2 IDD Specifications and Conditions - 1GB (Die Revision G) (Continued)

Values shown for MT47H64M8 DDR2 SDRAM only and are computed from values specified in the 512Mb (64 Meg x 8) component data sheet

		-80E/		
Parameter	Symbol	-800	-667	Units
<b>Operating bank interleave read current:</b> All device banks interleaving reads; $I_{OUT} = 0$ mA; $BL = 4$ , $CL = CL$ ( $I_{DD}$ ), $AL = {}^{t}RCD$ ( $I_{DD}$ ) - 1 × ${}^{t}CK$ ( $I_{DD}$ ); ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ), ${}^{t}RCD = {}^{t}RCD$ ( $I_{DD}$ ); $CKE$ is HIGH, S# is HIGH between valid commands; Address bus inputs are stable during deselects; Data bus inputs are switching	I <sub>DD7</sub> 1	1413	1323	mA

Notes:

- 1. Value calculated as one module rank in this operating condition; all other module ranks in I<sub>DD2P</sub> (CKE LOW) mode.
- 2. Value calculated reflects all module ranks in this operating condition.

#### Table 11: DDR2 I<sub>DD</sub> Specifications and Conditions – 2GB (Die Revisions E and G)

Values shown for MT47H128M8 DDR2 SDRAM only and are computed from values specified in the 1Gb (128 Meg x 8) component data sheet

F						
Parameter		Symbol	-1GA	-80E/ -800	-667	Units
<b>Operating one bank active-precharge current:</b> ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ), ${}^{t}RC = {}^{t}RC$ ( $I_{DD}$ ), ${}^{t}RAS = {}^{t}RAS$ MIN ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I <sub>DD0</sub> 1	1098	873	828	mA
<b>Operating one bank active-read-precharge current:</b> $I_{OUT} = 0$ mA; $BL = 4$ , $CL = CL (I_{DD})$ , $AL = 0$ ; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RC = {}^{t}RC (I_{DD})$ , ${}^{t}RAS = {}^{t}RAS$ MIN $(I_{DD})$ , ${}^{t}RCD = {}^{t}RCD (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as $I_{DD4W}$		I <sub>DD1</sub> 1	1233	1053	963	mA
<b>Precharge power-down current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating		I <sub>DD2P</sub> <sup>2</sup>	126	126	126	mA
<b>Precharge quiet standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); CKE is HIGH, S# is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating		I <sub>DD2Q</sub> <sup>2</sup>	1080	900	720	mA
<b>Precharge standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK (I HIGH, S# is HIGH; Other control and address bus inputs are swittinputs are switching		I <sub>DD2N</sub> <sup>2</sup>	1080	900	720	mA
<b>Active power-down current:</b> All device banks open; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); CKE is LOW; Other control and address bus inputs are	Fast PDN exit MR[12] = 0	I <sub>DD3P</sub> <sup>2</sup>	900	720	540	mA
stable; Data bus inputs are floating	Slow PDN exit MR[12] = 1		180	180	180	
Active standby current: All device banks open; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RAS = {}^{t}RAS$ MAX $(I_{DD})$ , ${}^{t}RP = {}^{t}RP (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I <sub>DD3N</sub> <sup>2</sup>	1260	1080	990	mA

#### 1GB, 2GB, 4GB (x72, ECC, DR) 240-Pin DDR2 UDIMM **IDD Specifications**

#### Table 11: DDR2 I<sub>DD</sub> Specifications and Conditions – 2GB (Die Revisions E and G) (Continued)

Values shown for MT47H128M8 DDR2 SDRAM only and are computed from values specified in the 1Gb (128 Meg x 8) component data sheet

ponent data sneet					
Parameter	Symbol	-1GA	-80E/ -800	-667	Units
<b>Operating burst write current:</b> All device banks open; Continuous burst writes; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ), ${}^{t}RAS = {}^{t}RAS$ MAX ( $I_{DD}$ ), ${}^{t}RP = {}^{t}RP$ ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I <sub>DD4W</sub> 1	1953	1503	1278	mA
<b>Operating burst read current:</b> All device banks open; Continuous burst read, $I_{OUT} = 0$ mA; $BL = 4$ , $CL = CL (I_{DD})$ , $AL = 0$ ; ${}^tCK = {}^tCK (I_{DD})$ , ${}^tRAS = {}^tRAS MAX (I_{DD})$ , ${}^tRP = {}^tRP (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I <sub>DD4R</sub> 1	1953	1503	1278	mA
<b>Burst refresh current:</b> <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); REFRESH command at every <sup>t</sup> RFC (I <sub>DD</sub> ) interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching	I <sub>DD5</sub> <sup>2</sup>	2448	2178	1998	mA
<b>Self refresh current:</b> CK and CK# at 0V; CKE ≤ 0.2V; Other control and address bus inputs are floating; Data bus inputs are floating	I <sub>DD6</sub> <sup>2</sup>	126	126	126	mA
<b>Operating bank interleave read current:</b> All device banks interleaving reads; $I_{OUT} = 0$ mA; $BL = 4$ , $CL = CL (I_{DD})$ , $AL = {}^tRCD (I_{DD}) - 1 \times {}^tCK (I_{DD})$ ; ${}^tCK = {}^tCK (I_{DD})$ , ${}^tRC = {}^tRC (I_{DD})$ , ${}^tRCD = {}^tRCD (I_{DD})$ ; $CKE$ is HIGH, S# is HIGH between valid commands; Address bus inputs are stable during deselects; Data bus inputs are switching	I <sub>DD7</sub> 1	3888	3078	2583	mA

- Notes: 1. Value calculated as one module rank in this operating condition; all other module ranks in I<sub>DD2P</sub> (CKE LOW) mode.
  - 2. Value calculated reflects all module ranks in this operating condition.

### Table 12: DDR2 I<sub>DD</sub> Specifications and Conditions – 2GB (Die Revision H)

Values shown for MT47H128M8 DDR2 SDRAM only and are computed from values specified in the 1Gb (128 Meg x 8) component data sheet

Parameter	Cymphal	160	-80E/ -800	667	Units
2.41.411.412.	Symbol	-1GA		-667	
Operating one bank active-precharge current: ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RC = {}^{t}RC (I_{DD})$ , ${}^{t}RAS = {}^{t}RAS MIN (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I <sub>DD0</sub> 1	738	648	603	mA
<b>Operating one bank active-read-precharge current:</b> $I_{OUT} = 0$ mA; $BL = 4$ , $CL = CL (I_{DD})$ , $AL = 0$ ; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RC = {}^{t}RC (I_{DD})$ , ${}^{t}RAS = {}^{t}RAS$ MIN $(I_{DD})$ , ${}^{t}RCD = {}^{t}RCD (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as $I_{DD4W}$	I <sub>DD1</sub> 1	828	738	693	mA
<b>Precharge power-down current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	I <sub>DD2P</sub> <sup>2</sup>	126	126	126	mA
<b>Precharge quiet standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); CKE is HIGH, S# is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating	I <sub>DD2Q</sub> <sup>2</sup>	504	432	432	mA

#### 1GB, 2GB, 4GB (x72, ECC, DR) 240-Pin DDR2 UDIMM **IDD Specifications**

#### Table 12: DDR2 IDD Specifications and Conditions - 2GB (Die Revision H) (Continued)

Values shown for MT47H128M8 DDR2 SDRAM only and are computed from values specified in the 1Gb (128 Meg x 8) component data sheet

Parameter		Symbol	-1GA	-80E/ -800	-667	Units
<b>Precharge standby current:</b> All device banks idle; ${}^{t}CK = {}^{t}CK (I_{DD})$ ; CKE is HIGH, S# is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching		I <sub>DD2N</sub> <sup>2</sup>	612	504	432	mA
<b>Active power-down current:</b> All device banks open; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); CKE is LOW; Other control and address bus inputs are	Fast PDN exit MR[12] = 0	I <sub>DD3P</sub> <sup>2</sup>	414	360	270	mA
stable; Data bus inputs are floating	Slow PDN exit MR[12] = 1		180	180	180	
<b>Active standby current:</b> All device banks open; ${}^{t}CK = {}^{t}CK (I_{DD}), {}^{t}RAS = {}^{t}RAS$ MAX ( $I_{DD}$ ), ${}^{t}RP = {}^{t}RP (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I <sub>DD3N</sub> <sup>2</sup>	720	594	540	mA
<b>Operating burst write current:</b> All device banks open; Continuous burst writes; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$ , ${}^{t}RP = {}^{t}RP (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I <sub>DD4W</sub> 1	1368	1188	1098	mA
<b>Operating burst read current:</b> All device banks open; Contini $I_{OUT} = 0$ mA; $BL = 4$ , $CL = CL (I_{DD})$ , $AL = 0$ ; ${}^tCK = {}^tCK (I_{DD})$ , ${}^tRAS = {}^tRP = {}^tRP (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid command inputs are switching; Data bus inputs are switching	RAS MAX (I <sub>DD</sub> ),	I <sub>DD4R</sub> 1	1323	1143	1053	mA
<b>Burst refresh current:</b> <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); REFRESH command at e interval; CKE is HIGH, S# is HIGH between valid commands; Other address bus inputs are switching; Data bus inputs are switching		l <sub>DD5</sub> <sup>2</sup>	1458	1368	1323	mA
<b>Self refresh current:</b> CK and CK# at 0V; CKE ≤ 0.2V; Other condress bus inputs are floating; Data bus inputs are floating	trol and ad-	l <sub>DD6</sub> <sup>2</sup>	126	126	126	mA
<b>Operating bank interleave read current:</b> All device banks in reads; $I_{OUT} = 0$ mA; $BL = 4$ , $CL = CL (I_{DD})$ , $AL = {}^tRCD (I_{DD}) - 1 \times {}^tCK (I_{DD})$ , ${}^tRC = {}^tRC (I_{DD})$ , ${}^tRCD = {}^tRCD (I_{DD})$ ; CKE is HIGH between valid commands; Address bus inputs are stable of Data bus inputs are switching	(I <sub>DD</sub> ); <sup>t</sup> CK = <sup>t</sup> CK HIGH, S# is	I <sub>DD7</sub> 1	2043	1953	1728	mA

- Notes: 1. Value calculated as one module rank in this operating condition; all other module ranks in I<sub>DD2P</sub> (CKE LOW) mode.
  - 2. Value calculated reflects all module ranks in this operating condition.

#### Table 13: DDR2 I<sub>DD</sub> Specifications and Conditions – 2GB (Die Revision M)

Values shown for MT47H128M8 DDR2 SDRAM only and are computed from values specified in the 1Gb (128 Meg x 8) component data sheet

			-80E/		
Parameter	Symbol	-1GA	-800	-667	Units
<b>Operating one bank active-precharge current:</b> <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ), <sup>t</sup> RC = <sup>t</sup> RC	I <sub>DD0</sub> 1	765	675	630	mA
$(I_{DD})$ , ${}^{t}RAS = {}^{t}RAS MIN (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands;					
Address bus inputs are switching; Data bus inputs are switching					

# 1GB, 2GB, 4GB (x72, ECC, DR) 240-Pin DDR2 UDIMM IDD Specifications

#### Table 13: DDR2 I<sub>DD</sub> Specifications and Conditions – 2GB (Die Revision M) (Continued)

Values shown for MT47H128M8 DDR2 SDRAM only and are computed from values specified in the 1Gb (128 Meg x 8) component data sheet

ponent data sneet						
Parameter		Symbol	-1GA	-80E/ -800	-667	Units
<b>Operating one bank active-read-precharge current:</b> $I_{OUT} = 0$ mA; $BL = 4$ , $CL = CL (I_{DD})$ , $AL = 0$ ; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RC = {}^{t}RC (I_{DD})$ , ${}^{t}RAS = {}^{t}RAS$ MIN $(I_{DD})$ , ${}^{t}RCD = {}^{t}RCD (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as $I_{DD4W}$		I <sub>DD1</sub> 1	855	765	720	mA
<b>Precharge power-down current:</b> All device banks idle; <sup>t</sup> CK = LOW; Other control and address bus inputs are stable; Data bus floating		I <sub>DD2P</sub> <sup>2</sup>	180	180	180	mA
<b>Precharge quiet standby current:</b> All device banks idle; <sup>t</sup> CK = is HIGH, S# is HIGH; Other control and address bus inputs are stainputs are floating		I <sub>DD2Q</sub> <sup>2</sup>	504	432	432	mA
<b>Precharge standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK (I HIGH, S# is HIGH; Other control and address bus inputs are swit inputs are switching		I <sub>DD2N</sub> <sup>2</sup>	612	504	432	mA
<b>Active power-down current:</b> All device banks open; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); CKE is LOW; Other control and address bus inputs are	Fast PDN exit MR[12] = 0	I <sub>DD3P</sub> <sup>2</sup>	576	540	504	mA
stable; Data bus inputs are floating	Slow PDN exit MR[12] = 1		360	360	360	
<b>Active standby current:</b> All device banks open; ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ), ${}^{t}RAS = {}^{t}RAS$ MAX ( $I_{DD}$ ), ${}^{t}RP = {}^{t}RP$ ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I <sub>DD3N</sub> <sup>2</sup>	720	594	540	mA
<b>Operating burst write current:</b> All device banks open; Continumrites; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ), ${}^{t}RAS = {}^{t}RAS + {}^{t}R$	$MAX (I_{DD}), {}^{t}RP =$	I <sub>DD4W</sub> 1	1395	1215	1125	mA
<b>Operating burst read current:</b> All device banks open; Continu $I_{OUT} = 0$ mA; $BL = 4$ , $CL = CL (I_{DD})$ , $AL = 0$ ; ${}^tCK = {}^tCK (I_{DD})$ , ${}^tRAS = {}^tRP = {}^tRP (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid command inputs are switching; Data bus inputs are switching	RAS MAX (I <sub>DD</sub> ),	I <sub>DD4R</sub> 1	1350	1170	1080	mA
<b>Burst refresh current:</b> <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); REFRESH command at e interval; CKE is HIGH, S# is HIGH between valid commands; Other address bus inputs are switching; Data bus inputs are switching	er control and	I <sub>DD5</sub> <sup>2</sup>	1575	1485	1440	mA
<b>Self refresh current:</b> CK and CK# at 0V; CKE ≤ 0.2V; Other control and address bus inputs are floating; Data bus inputs are floating		l <sub>DD6</sub> <sup>2</sup>	126	126	126	mA
dress bus inputs are floating; Data bus inputs are floating <b>Operating bank interleave read current:</b> All device banks interleaving reads; $I_{OUT} = 0$ mA; $BL = 4$ , $CL = CL (I_{DD})$ , $AL = {}^tRCD (I_{DD}) - 1 \times {}^tCK (I_{DD})$ ; ${}^tCK = {}^tCK (I_{DD})$ , ${}^tRC = {}^tRC (I_{DD})$ , ${}^tRC = {}^tRC (I_{DD})$ ; ${}^tCK = {}^tCK (I$		I <sub>DD7</sub> 1	2070	1980	1755	mA

Notes

- 1. Value calculated as one module rank in this operating condition; all other module ranks in  $I_{DD2P}$  (CKE LOW) mode.
- 2. Value calculated reflects all module ranks in this operating condition.

# 1GB, 2GB, 4GB (x72, ECC, DR) 240-Pin DDR2 UDIMM IDD Specifications

### Table 14: DDR2 I<sub>DD</sub> Specifications and Conditions – 4GB (Die Revision C)

Values shown for MT47H256M8 DDR2 SDRAM only and are computed from values specified in the 2Gb (256 Meg x 8) component data sheet

ponent data sneet				005/		
Parameter		Symbol	-1GA	-80E/ -800	-667	Units
<b>Operating one bank active-precharge current:</b> ${}^{t}CK = {}^{t}CK (I_{DD}), {}^{t}RC = {}^{t}RC (I_{DD}), {}^{t}RAS = {}^{t}RAS MIN (I_{DD}); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching$		I <sub>DD0</sub> 1	873	783	738	mA
<b>Operating one bank active-read-precharge current:</b> $I_{OUT} = 0$ mA; $BL = 4$ , $CL = CL (I_{DD})$ , $AL = 0$ ; ${}^tCK = {}^tCK (I_{DD})$ , ${}^tRC = {}^tRC (I_{DD})$ , ${}^tRAS = {}^tRAS$ MIN $(I_{DD})$ , ${}^tRCD = {}^tRCD (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as $I_{DD4W}$		I <sub>DD1</sub> 1	963	882	828	mA
<b>Precharge power-down current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating		I <sub>DD2P</sub> 2	216	216	216	mA
<b>Precharge quiet standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); CKE is HIGH, S# is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating		I <sub>DD2Q</sub> <sup>2</sup>	630	540	450	mA
<b>Precharge standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>D</sub> HIGH, S# is HIGH; Other control and address bus inputs are switching	-	I <sub>DD2N</sub> <sup>2</sup>	720	630	540	mA
Active power-down current: All device banks open; ${}^{t}CK = CK (I_{DD})$ ; CKE is LOW; Other control and address bus inputs are $MR[12] = 0$	Fast PDN exit MR[12] = 0	I <sub>DD3P</sub> <sup>2</sup>	450	450	450	mA
	Slow PDN exit MR[12] = 1		252	252	252	
<b>Active standby current:</b> All device banks open; ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ), MAX ( $I_{DD}$ ), ${}^{t}RP = {}^{t}RP$ ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid Other control and address bus inputs are switching; Data bus inputshing	commands;	I <sub>DD3N</sub> <sup>2</sup>	1080	900	810	mA
<b>Operating burst write current:</b> All device banks open; Continumites; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ), ${}^{t}RAS = {}^{t}RAS N = {}^{t}RP$ ( $I_{DD}$ ); CKE is HIGH, S# is HIGH between valid commands; Ad puts are switching; Data bus inputs are switching	1AX (I <sub>DD</sub> ), <sup>t</sup> RP	I <sub>DD4W</sub> 1	1548	1278	1098	mA
<b>Operating burst read current:</b> All device banks open; Continuous burst read, $I_{OUT} = 0$ mA; $BL = 4$ , $CL = CL (I_{DD})$ , $AL = 0$ ; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RAS = {}^{t}RAS$ MAX $(I_{DD})$ , ${}^{t}RP = {}^{t}RP (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I <sub>DD4R</sub> 1	1548	1278	1098	mA
<b>Burst refresh current:</b> ${}^{t}CK = {}^{t}CK (I_{DD})$ ; REFRESH command at every ${}^{t}RFC (I_{DD})$ interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		l <sub>DD5</sub> <sup>2</sup>	1683	1638	1593	mA
<b>Self refresh current:</b> CK and CK# at 0V; CKE ≤ 0.2V; Other contideress bus inputs are floating; Data bus inputs are floating	rol and ad-	I <sub>DD6</sub> <sup>2</sup>	216	216	216	mA

## 1GB, 2GB, 4GB (x72, ECC, DR) 240-Pin DDR2 UDIMM Serial Presence-Detect

#### Table 14: DDR2 I<sub>DD</sub> Specifications and Conditions – 4GB (Die Revision C) (Continued)

Values shown for MT47H256M8 DDR2 SDRAM only and are computed from values specified in the 2Gb (256 Meg x 8) component data sheet

			-80E/		
Parameter	Symbol	-1GA	-800	-667	Units
<b>Operating bank interleave read current:</b> All device banks interleaving reads; $I_{OUT} = 0$ mA; $BL = 4$ , $CL = CL (I_{DD})$ , $AL = {}^{t}RCD (I_{DD}) - 1 \times {}^{t}CK (I_{DD})$ ; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RCD = {}^{t}RCD (I_{DD})$ ; $CKE$ is HIGH, S# is HIGH between valid commands; Address bus inputs are stable during deselects; Data bus inputs are switching		2178	2088	1908	mA

Notes

- 1. Value calculated as one module rank in this operating condition; all other module ranks in I<sub>DD2P</sub> (CKE LOW) mode.
- 2. Value calculated reflects all module ranks in this operating condition.

### **Serial Presence-Detect**

For the latest SPD data, refer to Micron's SPD page: www.micron.com/SPD.

**Table 15: SPD EEPROM Operating Conditions** 

Parameter/Condition	Symbol	Min	Max	Units
Supply voltage	V <sub>DDSPD</sub>	1.7	3.6	V
Input high voltage: logic 1; All inputs	V <sub>IH</sub>	$V_{DDSPD} \times 0.7$	V <sub>DDSPD</sub> + 0.5	V
Input low voltage: logic 0; All inputs	V <sub>IL</sub>	-0.6	$V_{DDSPD} \times 0.3$	V
Output low voltage: I <sub>OUT</sub> = 3mA	V <sub>OL</sub>	_	0.4	V
Input leakage current: V <sub>IN</sub> = GND to V <sub>DD</sub>	ILI	0.1	3	μΑ
Output leakage current: V <sub>OUT</sub> = GND to V <sub>DD</sub>	I <sub>LO</sub>	0.05	3	μΑ
Standby current	I <sub>SB</sub>	1.6	4	μΑ
Power supply current, READ: SCL clock frequency = 100 kHz	I <sub>CCR</sub>	0.4	1	mA
Power supply current, WRITE: SCL clock frequency = 100 kHz	I <sub>ccw</sub>	2	3	mA

#### **Table 16: SPD EEPROM AC Operating Conditions**

Parameter/Condition	Symbol	Min	Max	Units	Notes
SCL LOW to SDA data-out valid	<sup>t</sup> AA	0.2	0.9	μs	1
Time bus must be free before a new transition can start	<sup>t</sup> BUF	1.3	_	μs	
Data-out hold time	<sup>t</sup> DH	200	_	ns	
SDA and SCL fall time	<sup>t</sup> F	_	300	ns	2
SDA and SCL rise time	<sup>t</sup> R	_	300	ns	2
Data-in hold time	tHD:DAT	0	_	μs	
Start condition hold time	tHD:STA	0.6	_	μs	
Clock HIGH period	tHIGH	0.6	_	μs	
Noise suppression time constant at SCL, SDA inputs	tĮ	_	50	ns	



#### 1GB, 2GB, 4GB (x72, ECC, DR) 240-Pin DDR2 UDIMM **Serial Presence-Detect**

#### **Table 16: SPD EEPROM AC Operating Conditions (Continued)**


Parameter/Condition	Symbol	Min	Max	Units	Notes
Clock LOW period	tLOW	1.3	-	μs	
SCL clock frequency	<sup>t</sup> SCL	-	400	kHz	
Data-in setup time	tSU:DAT	100	_	ns	
Start condition setup time	tSU:STA	0.6	_	μs	3
Stop condition setup time	tSU:STO	0.6	_	μs	
WRITE cycle time	tWRC	_	10	ms	4

- Notes: 1. To avoid spurious start and stop conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
  - 2. This parameter is sampled.
  - 3. For a restart condition or following a WRITE cycle.
  - 4. The SPD EEPROM WRITE cycle time (tWRC) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal ERASE/PROGRAM cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistance, and the EEPROM does not respond to its slave address.



#### **Module Dimensions**

Figure 3: 240-Pin DDR2 UDIMM



Notes: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.

2. The dimensional diagram is for reference only. Refer to the JEDEC MO document for additional design dimensions.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 www.micron.com/productsupport Customer Comment Line: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.