

FDR4420A

Single N-Channel, Logic Level, PowerTrench™ MOSFET

General Description


The SuperSOT-8 family of N-Channel Logic Level MOSFETs have been designed to provide a low profile, small footprint alternative to industry standard SO-8 little foot type product.


These MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been tailored to minimize the on-state resistance and yet maintain superior switching performance.


These devices are well suited for low voltage and battery powered applications where small package size is required without compromising power handling and fast switching.

Features

- 11 A, 30 V. $R_{DS(ON)} = 0.009 \Omega$ @ $V_{GS} = 10 \text{ V}$, $R_{DS(ON)} = 0.013 \Omega$ @ $V_{GS} = 4.5 \text{ V}$.
- Fast switching speed.
- Low gate charge.
- Small footprint 38% smaller than a standard SO-8.
- Low profile package(1mm thick).
- Power handling capability similar to SO-8.








Absolute Maximum Ratings $T_A = 25^{\circ}C$ unless otherwise noted


Symbol	Parameter		FDR4420A	Units
V _{DSS}	Drain-Source Voltage		30	V
V _{GSS}	Gate-Source Voltage		±20	V
D	Draint Current - Continuous	(Note 1a)	11	A
	- Pulsed		40	
P _D	Maximum Power Dissipation	(Note 1a)	1.8	W
		(Note 1b)	1	
		(Note 1c)	0.9	
$\Gamma_{\rm J}$, $T_{\rm STG}$	Operating and Storage Temperature	e Range	-55 to 150	°C
THERMA	L CHARACTERISTICS	·		<u>.</u>
R_{\thetaJA}	Thermal Resistance, Junction-to-A	mbient (Note 1a)	70	°C/W
R _{euc}	Thermal Resistance, Junction-to-Ca	ase (Note 1)	20	°C/W


Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHAR	ACTERISTICS						
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$		30			V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	I _D = 250 μA, Referenced to 25 °C			20		mV /°C
DSS	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V				1	μA
			T _J = 55°C			10	μA
GSS	Gate - Body Leakage Current	$V_{GS} = 20 \text{ V}, \ V_{DS} = 0 \text{ V}$				100	nA
GSS	Gate - Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, \ V_{DS} = 0 \text{ V}$				-100	nA
ON CHARA	CTERISTICS (Note 2)	•					
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Temp.Coefficient	$I_D = 250 \mu A$, Referenced t	o 25°C		-6		mV /°C
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$		1	1.4	3	V
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_{D} = 11 \text{ A}$			0.0075	0.009	Ω
()			T _J =125°C		0.0125	0.016	
		$V_{GS} = 4.5 \text{ V}, I_{D} = 9 \text{ A}$	+ -		0.01	0.013	
D(ON)	On-State Drain Current	$V_{GS} = 10 \text{ V}, \ V_{DS} = 5 \text{ V}$		30			Α
J _{FS}	Forward Transconductance	$V_{DS} = 10 \text{ V}, I_{D} = 11 \text{ A}$			25		S
OYNAMIC (CHARACTERISTICS						•
C _{iss}	Input Capacitance	$V_{DS} = 15 \text{ V}, \ V_{GS} = 0 \text{ V},$ f = 1.0 MHz			2560		pF
Coss	Output Capacitance				560		pF
C _{rss}	Reverse Transfer Capacitance				280		pF
SWITCHING	CHARACTERISTICS (Note 2)						
D(on)	Turn - On Delay Time	$V_{DD} = 10 \text{ V}, \ I_{D} = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, \ R_{GEN} = 1 \Omega$			11	20	ns
r	Turn - On Rise Time				15	27	ns
D(off)	Turn - Off Delay Time				25	40	ns
f	Turn - Off Fall Time				21	34	ns
Q_g	Total Gate Charge	$V_{DS} = 15 \text{ V}, \ I_{D} = 9.3 \text{ A}, \ V_{GS} = 5 \text{ V}$			23	33	nC
Q_{gs}	Gate-Source Charge				7		nC
Q_{gd}	Gate-Drain Charge				11		nC
DRAIN-SO	URCE DIODE CHARACTERISTICS AND N	MAXIMUM RATINGS					
s	Maximum Continuous Drain-Source Diode Forward Current					1.5	Α
V _{SD}	Drain-Source Diode Forward Voltage $V_{GS} = 0 \text{ V}, I_S = 1.5 \text{ A} \text{ (Note 2)}$			0.7	1.2	V	

1. $R_{g,a}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{g,c}$ is guaranteed by design while $R_{g,c,h}$ is determined by the user's board design. $R_{g,s,h}$ shown below for single device operation on FR-4 board in still air.



a. 70°C/W on a 1 in² pad of 2oz copper.





Scale 1: 1 on letter size paper

2. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On Resistance Variation with Gate-To-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Electrical Characteristics (continued)






Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11.Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in note 1c.

Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SMART START™ VCX^{TM} FAST ® OPTOLOGIC™ STAR*POWER™ FASTr™ Bottomless™ OPTOPLANAR™ Stealth™ CoolFET™ FRFET™ PACMAN™ SuperSOT™-3 CROSSVOLT™ GlobalOptoisolator™ POP™ SuperSOT™-6 DenseTrench™ GTO™ Power247™ $HiSeC^{TM}$ SuperSOT™-8 $Power Trench^{\, @}$ DOME™ SyncFET™ EcoSPARK™ ISOPLANAR™ QFET™ TinyLogic™ E²CMOSTM LittleFET™ OS^{TM} TruTranslation™

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. H4