



## 3.3V CMOS 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH162374

### FEATURES:

- 0.5 MICRON CMOS Technology
- Typical  $t_{SR}(\text{o})$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- $V_{CC} = 3.3V \pm 0.3V$ , Normal Range
- $V_{CC} = 2.7V$  to  $3.6V$ , Extended Range
- $V_{CC} = 2.5V \pm 0.2V$
- CMOS power levels ( $0.4\mu\text{W}$  typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in TSSOP package

### DRIVE FEATURES:

- Balanced Output Drivers:  $\pm 12\text{mA}$
- Low switching noise

### APPLICATIONS:

- 3.3V high speed systems
- 3.3V and lower voltage computing systems


### DESCRIPTION:

This 16-bit edge-triggered D-type flip-flop is built using advanced dual metal CMOS technology. The ALVCH162374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.  $\overline{OE}$  can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.  $\overline{OE}$  does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The ALVCH162374 has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive  $\pm 12\text{mA}$  at the designated threshold levels.

The ALVCH162374 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistor.

### FUNCTIONAL BLOCK DIAGRAM



IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

**INDUSTRIAL TEMPERATURE RANGE**

**PIN CONFIGURATION**

1OE	1	48	1CLK
1Q1	2	47	1D1
1Q2	3	46	1D2
GND	4	45	GND
1Q3	5	44	1D3
1Q4	6	43	1D4
Vcc	7	42	Vcc
1Q5	8	41	1D5
1Q6	9	40	1D6
GND	10	39	GND
1Q7	11	38	1D7
1Q8	12	37	1D8
2Q1	13	36	2D1
2Q2	14	35	2D2
GND	15	34	GND
2Q3	16	33	2D3
2Q4	17	32	2D4
Vcc	18	31	Vcc
2Q5	19	30	2D5
2Q6	20	29	2D6
GND	21	28	GND
2Q7	22	27	2D7
2Q8	23	26	2D8
2OE	24	25	2CLK

TSSOP  
TOP VIEW**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-50 to +50	mA
Ik	Continuous Clamp Current, Vi < 0 or Vi > Vcc	±50	mA
Ik	Continuous Clamp Current, Vo < 0	-50	mA
Icc	Continuous Current through each Vcc or GND	±100	mA
Iss			

**NOTES:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- All terminals except Vcc.

**CAPACITANCE (TA = +25°C, F = 1.0MHz)**

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
Cin	Input Capacitance	Vin = 0V	5	7	pF
Cout	Output Capacitance	Vout = 0V	7	9	pF
Ci/o	I/O Port Capacitance	Vin = 0V	7	9	pF

**NOTE:**

- As applicable to the device type.

**PIN DESCRIPTION**

Pin Names	Description
xDx	Data Inputs <sup>(1)</sup>
xCLK	Clock Inputs
xQx	3-State Outputs
xOE	3-State Output Enable Input (Active LOW)

**NOTE:**

- These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

**FUNCTION TABLE (EACH FLIP-FLOP)<sup>(1)</sup>**

Inputs		Outputs	
xOE	xCLK	xDx	xQx
L	↑	H	H
L	↑	L	L
L	H or L	X	Q <sub>0</sub> <sup>(2)</sup>
H	X	X	Z

**NOTES:**

- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High Impedance  
↑ = LOW-to-HIGH transition
- Output level before the indicated steady-state input conditions were established.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	VCC = 2.3V to 2.7V		1.7	—	—	V
		VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	VCC = 2.3V to 2.7V		—	—	0.7	V
		VCC = 2.7V to 3.6V		—	—	0.8	
I <sub>IH</sub>	Input HIGH Current	VCC = 3.6V	V <sub>I</sub> = VCC	—	—	±5	µA
I <sub>IL</sub>	Input LOW Current	VCC = 3.6V	V <sub>I</sub> = GND	—	—	±5	µA
I <sub>OZH</sub>	High Impedance Output Current (3-State Output pins)	VCC = 3.6V	V <sub>O</sub> = VCC	—	—	±10	µA
			V <sub>O</sub> = GND	—	—	±10	
V <sub>IK</sub>	Clamp Diode Voltage	VCC = 2.3V, I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
V <sub>H</sub>	Input Hysteresis	VCC = 3.3V		—	100	—	mV
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CZZ</sub>	Quiescent Power Supply Current	VCC = 3.6V VIN = GND or VCC		—	0.1	40	µA
ΔI <sub>CC</sub>	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND		—	—	750	µA

NOTE:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

## BUS-HOLD CHARACTERISTICS

Symbol	Parameter <sup>(1)</sup>	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	VCC = 3V	V <sub>I</sub> = 2V	-75	—	—	µA
			V <sub>I</sub> = 0.8V	75	—	—	
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	VCC = 2.3V	V <sub>I</sub> = 1.7V	-45	—	—	µA
			V <sub>I</sub> = 0.7V	45	—	—	
I <sub>BHHO</sub> I <sub>BHLO</sub>	Bus-Hold Input Overdrive Current	VCC = 3.6V	V <sub>I</sub> = 0 to 3.6V	—	—	±500	µA

NOTES:

1. Pins with Bus-Hold are identified in the pin description.
2. Typical values are at Vcc = 3.3V, +25°C ambient.

## OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	I <sub>OH</sub> = - 0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	I <sub>OH</sub> = - 4mA	1.9	—	
			I <sub>OH</sub> = - 6mA	1.7	—	
		VCC = 2.7V	I <sub>OH</sub> = - 4mA	2.2	—	
			I <sub>OH</sub> = - 8mA	2	—	
		VCC = 3V	I <sub>OH</sub> = - 6mA	2.4	—	
			I <sub>OH</sub> = - 12mA	2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	I <sub>OL</sub> = 0.1mA	—	0.2	V
		VCC = 2.3V	I <sub>OL</sub> = 4mA	—	0.4	
			I <sub>OL</sub> = 6mA	—	0.55	
			I <sub>OL</sub> = 4mA	—	0.4	
		VCC = 3V	I <sub>OL</sub> = 8mA	—	0.6	
			I <sub>OL</sub> = 6mA	—	0.55	
		I <sub>OL</sub> = 12mA	—	—	0.8	

NOTE:

1. V<sub>IH</sub> and V<sub>IL</sub> must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V<sub>CC</sub> range.  
TA = - 40°C to + 85°C.

## OPERATING CHARACTERISTICS, TA = 25°C

Symbol	Parameter	Test Conditions	V <sub>CC</sub> = 2.5V ± 0.2V	V <sub>CC</sub> = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	28	31	pF
	Power Dissipation Capacitance Outputs disabled		10	11	

## SWITCHING CHARACTERISTICS<sup>(1)</sup>

Symbol	Parameter	V <sub>CC</sub> = 2.5V ± 0.2V		V <sub>CC</sub> = 2.7V		V <sub>CC</sub> = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f <sub>MAX</sub>		150	—	150	—	150	—	MHz
t <sub>PLH</sub>	Propagation Delay xCLK to xQx	1	5.4	—	5.4	1	4.6	ns
t <sub>PZH</sub>	Output Enable Time xOE to xQx	1	6.5	—	6.4	1	5.2	ns
t <sub>PHZ</sub>	Output Disable Time xOE to xQx	1	5.6	—	5	1.2	4.5	ns
t <sub>SU</sub>	Setup Time, data before CLK↑	2.1	—	2.2	—	1.9	—	ns
t <sub>H</sub>	Hold Time, data after CLK↑	0.6	—	0.5	—	0.5	—	ns
t <sub>W</sub>	Pulse Duration, LE HIGH or LOW	3.3	—	3.3	—	3.3	—	ns
t <sub>SK(O)</sub>	Output Skew <sup>(2)</sup>	—	—	—	—	—	500	ps


NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA = - 40°C to + 85°C.  
2. Skew between any two outputs of the same package and switching in the same direction.

## TEST CIRCUITS AND WAVEFORMS

### TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
$V_{LOAD}$	6	6	$2 \times V_{CC}$	V
$V_{IH}$	2.7	2.7	$V_{CC}$	V
$V_T$	1.5	1.5	$V_{CC} / 2$	V
$V_{LZ}$	300	300	150	mV
$V_{HZ}$	300	300	150	mV
$C_L$	50	50	30	pF



### DEFINITIONS:

$C_L$  = Load capacitance: includes jig and probe capacitance.


$R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator.

### NOTES:

1. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$ .
2. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $t_f \leq 2\text{ns}$ ;  $t_r \leq 2\text{ns}$ .



## SWITCH POSITION

Test	Switch
Open Drain	
Disable Low	$V_{LOAD}$
Enable Low	
Disable High	$GND$
All Other Tests	Open





### NOTES:

1. For  $t_{SK(o)}$  OUTPUT1 and OUTPUT2 are any two outputs.
2. For  $t_{SK(b)}$  OUTPUT1 and OUTPUT2 are in the same bank.



### NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



## ORDERING INFORMATION

XX	ALVC	X	XX	XXX	XX
Temp. Range	Bus-Hold		Family	Device Type	Package
					PAG Thin Shrink Small Outline Package - Green
				374	16-Bit Edge-Triggered D-Type Flip-Flop with 3-State Outputs
				162	Double-Density with Resistors, ±12mA
			H		Bus-Hold
				74	-40°C to +85°C



**CORPORATE HEADQUARTERS**  
6024 Silver Creek Valley Road  
San Jose, CA 95138

**for SALES:**  
800-345-7015 or 408-284-8200  
fax: 408-284-2775  
[www.idt.com](http://www.idt.com)

**for Tech Support:**  
[logichelp@idt.com](mailto:logichelp@idt.com)