

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



FDS3572

N-Channel PowerTrench® MOSFET **80V**, **8.9A**, **16m** Ω

Features

- $r_{DS(ON)} = 14m\Omega$ (Typ.), $V_{GS} = 10V$, $I_D = 8.9A$
- $Q_{g(tot)} = 31nC \text{ (Typ.)}, V_{GS} = 10V$
- Low Miller Charge
- Low Q_{RR} Body Diode
- Optimized efficiency at high frequencies
- UIS Capability (Single Pulse and Repetitive Pulse)

Applications

- Primary switch for Isolated DC/DC converters
- Distributed Power and Intermediate Bus Architectures
- High Voltage Synchronous Rectifier for DC Bus Converters

Formerly developmental type 82663

Branding Dash



4 3 2

MOSFET Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V_{DSS}	Drain to Source Voltage	80	V
V _{GS}	Gate to Source Voltage	±20	V
	Drain Current		
	Continuous ($T_A = 25^{\circ}$ C, $V_{GS} = 10$ V, $R_{\theta JA} = 50^{\circ}$ C/W)	8.9	Α
ID	Continuous ($T_A = 100$ °C, $V_{GS} = 10$ V, $R_{\theta JA} = 50$ °C/W)	5.6	Α
	Pulsed	Figure 4	Α
E _{AS}	Single Pulse Avalanche Energy (Note 1)	515	mJ
P _D	Power dissipation	2.5	W
	Derate above 25°C	20	mW/°C
T _J , T _{STG}	Operating and Storage Temperature	-55 to 150	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case (Note 2)	25	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient at 10 seconds (Note 3)	50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient at 1000 seconds (Note 3)	85	°C/W


Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDS3572	FDS3572	SO-8	330mm	12mm	2500 units

Symbol	Parameter	Test Condition	ns	Min	Тур	Max	Units
Off Chara	cteristics						
B _{VDSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0$	V	80	-	-	V
V D O O		V _{DS} = 60V		-	-	1	
I _{DSS}	Zero Gate Voltage Drain Current		= 150°C	-	-	250	μΑ
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20V		-	-	±100	nA
On Chara	cteristics						
V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250$	uА	2	_	4	V
GS(TH)		$I_D = 8.9A, V_{GS} = 10$			0.014	0.016	
		$I_D = 5.6A, V_{GS} = 6V$			0.019	0.029	
r _{DS(ON)}	Drain to Source On Resistance	$I_D = 8.9A, V_{GS} = 10$ $T_A = 150^{\circ}C$	-	0.027	0.032	Ω	
Dynamic	Characteristics						
C _{ISS}	Input Capacitance		_	-	1990	-	pF
C _{OSS}	Output Capacitance	$V_{DS} = 25V, V_{GS} = 0V,$		-	320	-	pF
C _{RSS}	Reverse Transfer Capacitance	f = 1MHz	Ē	-	85	-	pF
Q _{g(tot)}	Total Gate Charge at 10V	V _{GS} = 0V to 10V		-	31	41	nC
Q _{g(TH)}	Threshold Gate Charge		_{DD} = 40V	-	4	5.2	nC
Q _{gs}	Gate to Source Gate Charge		= 8.9A	-	9	-	nC
Q _{gs2}	Gate Charge Threshold to Plateau	I _g	= 1.0mA	-	5	-	nC
Q _{gd}	Gate to Drain "Miller" Charge		•	-	7.5	-	nC
Switching	Characteristics (V _{GS} = 10V)						
t _{ON}	Turn-On Time			-	-	40	ns
t _{d(ON)}	Turn-On Delay Time		=	-	13	-	ns
t _r	Rise Time	$V_{DD} = 40V, I_D = 8.9A$	١	-	14	-	ns
t _{d(OFF)}	Turn-Off Delay Time	$V_{GS} = 10V, R_{GS} = 10\Omega$		-	31	-	ns
t _f	Fall Time			-	13	-	ns
t _{OFF}	Turn-Off Time			-	-	67	ns
Drain-Soເ	rce Diode Characteristics	•					
		I _{SD} = 8.9A		-	-	1.25	V
V_{SD}	Source to Drain Diode Voltage	I _{SD} = 4.3A		-	-	1.0	V
t _{rr}	Reverse Recovery Time	I _{SD} = 8.9A, dI _{SD} /dt=	100A/μs	-	-	50	ns
Q _{RR}	Reverse Recovered Charge	I _{SD} = 8.9A, dI _{SD} /dt= 100A/μs		-	l -	70	nC

Notes:
 Starting T_J = 25°C, L = 21mH, I_{AS} = 7A.
 R_{θ,JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θ,JC} is guaranteed by design while R_{θ,JA} is determined by the user's board design.
 R_{θ,JA} is measured with 1.0 in² copper on FR-4 board








Figure 1. Normalized Power Dissipation vs Ambient Temperature

Figure 2. Maximum Continuous Drain Current vs
Ambient Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance





Figure 4. Peak Current Capability

Typical Characteristics T_A = 25°C unless otherwise noted



NOTE: Refer to Fairchild Application Notes AN7514 and AN7515

Figure 5. Unclamped Inductive Switching

Capability




Figure 6. Transfer Characteristics




Figure 7. Saturation Characteristics




Figure 8. Drain to Source On Resistance vs Drain Current




Figure 9. Normalized Drain to Source On Resistance vs Junction Temperature





Figure 10. Normalized Gate Threshold Voltage vs Junction Temperature

©2003 Fairchild Semiconductor Corporation

Typical Characteristics $T_A = 25^{\circ}C$ unless otherwise noted






Figure 11. Normalized Drain to Source Breakdown Voltage vs Junction Temperature

Figure 12. Capacitance vs Drain to Source Voltage





Figure 13. Gate Charge Waveforms for Constant Gate Currents

Test Circuits and Waveforms






Figure 14. Unclamped Energy Test Circuit

Figure 15. Unclamped Energy Waveforms




Figure 16. Gate Charge Test Circuit




Figure 17. Gate Charge Waveforms




Figure 18. Switching Time Test Circuit




Figure 19. Switching Time Waveforms

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta,JA}}$$
 (EQ. 1)

In using surface mount devices such as the SO8 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the hoard
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized

maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2. The area, in square inches is the top copper area including the gate and source pads.

$$R_{\theta JA} = 64 + \frac{26}{0.23 + Area}$$
 (EQ. 2)

The transient thermal impedance $(Z_{\theta JA})$ is also effected by varied top copper board area. Figure 22 shows the effect of copper pad area on single pulse transient thermal impedance. Each trace represents a copper pad area in square inches corresponding to the descending list in the graph. Spice and SABER thermal models are provided for each of the listed pad areas.

Copper pad area has no perceivable effect on transient thermal impedance for pulse widths less than 100ms. For pulse widths less than 100ms the transient thermal impedance is determined by the die and package. Therefore, CTHERM1 through CTHERM5 and RTHERM1 through RTHERM5 remain constant for each of the thermal models. A listing of the model component values is available in Table 1.




Figure 21. Thermal Resistance vs Mounting Pad Area




Figure 22. Thermal Impedance vs Mounting Pad Area

PSPICE Electrical Model .SUBCKT FDS3572 2 1 3 ; rev November 2003 Ca 12 8 7e-10 Cb 15 14 7e-10 Cin 6 8 1.9e-9 Dbody 7 5 DbodyMOD Dbreak 5 11 DbreakMOD LDRAIN DPLCAP Dplcap 10 5 DplcapMOD 10 Ebreak 11 7 17 18 86.6 RLDRAIN ► RSLC1 Eds 14 8 5 8 1 DBREAK V 51 Eas 13 8 6 8 1 RSLC2 ₹ Esg 6 10 6 8 1 <u>5</u> 51 **ESLC** Evthres 6 21 19 8 1 50 Evtemp 20 6 18 22 1 **DBODY** RDRAIN ESG **EBREAK** It 8 17 1 **EVTHRES** MWEAK Lgate 1 9 1e-9 LGATE FVTFMP Ldrain 2 5 1e-9 RGATE 18 22 MMED Lsource 3 7 0.1e-9 ₩ 20 MSTRO **RLGATE** RLgate 1 9 10 LSOURCE CIN SOURCE RLdrain 2 5 10 RLsource 3 7 1 **RSOURCE** RLSOURCE Mmed 16 6 8 8 MmedMOD RBRFAK Mstro 16 6 8 8 MstroMOD 14 13 13 8 15 17 Mweak 16 21 8 8 MweakMOD RVTEMP СВ 19 CA Rbreak 17 18 RbreakMOD 1 IT (♠ 14 Rdrain 50 16 RdrainMOD 5.5e-3 **VBAT EGS EDS** Rgate 9 20 1.3 RSLC1 5 51 RSLCMOD 1e-6 RSI C2 5 50 1e3 **RVTHRES** Rsource 8 7 RsourceMOD 5.5e-3 Rvthres 22 8 Rvthresmod 1 Rvtemp 18 19 RvtempMOD 1 S1a 6 12 13 8 S1AMOD S1b 13 12 13 8 S1BMOD S2a 6 15 14 13 S2AMOD S2b 13 15 14 13 S2BMOD Vbat 22 19 DC 1 ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*250),2.5))} .MODEL DbodyMOD D (IS=4.5E-12 RS=4.7e-3 TRS1=1.5e-3 TRS2=2e-5 XTI=3 CJO=1.4e-9 TT=3e-08 M=0.55) .MODEL DbreakMOD D (RS=2.5 TRS1=1e-4 TRS2=1e-6) .MODEL DplcapMOD D (CJO=4.6e-10 IS=1e-30 N=10 M=0.5) .MODEL MmedMOD NMOS (VTO=3.35 KP=3 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1.3 T ABS=25) .MODEL MstroMOD NMOS (VTO=3.9 KP=60 IS=1e-30 N=10 TOX=1 L=1u W=1u T ABS=25) .MODEL MweakMOD NMOS (VTO=2.88 kp=0.04 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=13 RS=0.1 T_ABS=25) .MODEL RbreakMOD RES (TC1=1e-3 TC2=-7.5e-7) .MODEL RdrainMOD RES (TC1=4.8e-3 TC2=3e-5) .MODEL RSLCMOD RES (TC1=2.4e-2 TC2=1e-7) .MODEL RsourceMOD RES (TC1=1e-2 TC2=1e-6) .MODEL RvthresMOD RES (TC1=-4.4e-3 TC2=-1.4e-5) .MODEL RvtempMOD RES (TC1=-4e-3 TC2=2e-7) .MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4.0 VOFF=-2.0) .MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.0 VOFF=-4.0) .MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.5 VOFF=0) .MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0 VOFF=-0.5) .ENDS Note: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

SABER Electrical Model **REV November 2003** template FDS3572 n2,n1,n3 =m_temp electrical n2,n1,n3 number m_temp=25 var i iscl dp..model dbodymod = (isl=4.5e-12,rs=4.7e-3,trs1=1.5e-3,trs2=2e-5,xti=3,cjo=1.4e-9,tt=3e-08,m=0.55) dp..model dbreakmod = (rs=2.5,trs1=1e-4,trs2=1e-6) dp..model dplcapmod = (cjo=4.6e-10,isl=10e-30,nl=10,m=0.5) $m..model mmedmod = (type=_n, vto=3.35, kp=3, is=1e-30, tox=1)$ m..model mstrongmod = (type= n, vto=3.9, kp=60, is=1e-30, tox=1)m..model mweakmod = (type=_n,vto=2.88,kp=0.04,is=1e-30, tox=1,rs=0.1) LDRAIN sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-4.0,voff=-2.0) DPI CAP DRAIN sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-2.0,voff=-4.0) 10 sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-0.5,voff=0) RLDRAIN sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=0,voff=-0.5) RSLC1 c.ca n12 n8 = 7e-1051 RSLC₂ c.cb n15 n14 = 7e-10¥) ISCL c.cin n6 n8 = 1.9e-9DBREAK 50 dp.dbody n7 n5 = model=dbodymod RDRAIN dp.dbreak n5 n11 = model=dbreakmod 8 ESG (11 DBODY dp.dplcap n10 n5 = model=dplcapmod **EVTHRES** 19 spe.ebreak n11 n7 n17 n18 = 86.6 MWEAK LGATE EVTEMP **RGATE** 18 22 spe.eds n14 n8 n5 n8 = 1 EBREAK MMED a 20 spe.egs n13 n8 n6 n8 = 1 ✓MSTRO RLGATE spe.esg n6 n10 n6 n8 = 1 LSOURCE spe.evthres n6 n21 n19 n8 = 1 CIN SOURCE spe.evtemp n20 n6 n18 n22 = 1 **RSOURCE** RLSOURCE i.it n8 n17 = 1**RBREAK** I.lgate n1 n9 = 1e-917 I.Idrain n2 n5 = 1e-9≶_{RVTFMP} I.Isource n3 n7 = 0.1e-9CB 19 CA 14 IT res.rlgate n1 n9 = 10 VBAT res.rldrain n2 n5 = 10 8 EGS **EDS** res.rlsource n3 n7 = 1 22 m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u, temp=m_temp **RVTHRES** m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u, temp=m_temp m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u, temp=m_temp res.rbreak n17 n18 = 1, tc1=1e-3,tc2=-7.5e-7 res.rdrain n50 n16 = 5.5e-3, tc1=4.8e-3,tc2=3e-5 res.rgate n9 n20 = 1.3res.rslc1 n5 n51 = 1e-6, tc1=2.4e-2,tc2=1e-7 res.rslc2 n5 n50 = 1e3res.rsource n8 n7 = 5.5e-3, tc1=1e-2,tc2=1e-6 res.rvthres n22 n8 = 1, tc1=-4.4e-3,tc2=-1.4e-5 res.rvtemp n18 n19 = 1, tc1=-4e-3,tc2=2e-7 sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { i (n51->n50) +=iscl iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/250))** 2.5))




TABLE 1. THERMAL MODELS

COMPONANT	0.04 in ²	0.28 in ²	0.52 in ²	0.76 in ²	1.0 in ²
CTHERM6	1.2e-1	1.5e-1	2.0e-1	2.0e-1	2.0e-1
CTHERM7	0.5	1.0	1.0	1.0	1.0
CTHERM8	1.3	2.8	3.0	3.0	3.0
RTHERM6	26	20	15	13	12
RTHERM7	39	24	21	19	18
RTHERM8	55	38.7	31.3	29.7	25

©2003 Fairchild Semiconductor Corporation

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FACT Quiet Series™	ISOPLANAR™	POP™	SuperFET™
ActiveArray™	FAST®	LittleFET™	Power247™	SuperSOT™-3
Bottomless™	FASTr™	$MICROCOUPLER^{TM}$	PowerTrench®	SuperSOT™-6
CoolFET™	FPS™	MicroFET™	QFET®	SuperSOT™-8
$CROSSVOLT^{\text{TM}}$	FRFET™	MicroPak™	QS^{TM}	SyncFET™
DOME™	GlobalOptoisolator™	MICROWIRE™	QT Optoelectronics™	TinyLogic [®]
EcoSPARK™	GTO™ .	MSX TM	Quiet Series™	TINYOPTO™
E ² CMOS TM	HiSeC™	MSXPro™	RapidConfigure™	TruTranslation™
EnSigna™	I ² C TM	OCX^{TM}	RapidConnect™	UHC™
FACT™	ImpliedDisconnect™	OCXPro [™]	SILENT SWITCHER®	UltraFET®
Across the board	d. Around the world.™	OPTOLOGIC®	SMART START™	VCX TM
The Power France		OPTOPLANAR™	SPM TM	
Programmable A		PACMAN™	Stealth™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

Programmable Active Droop™

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and h

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative