

SPOC™+ 12V

BTS54220-LBE

SPI Power Controller

# **Data Sheet**

Rev. 2.2, 2016-10-10

# Automotive



Revision Histo	Revision History						
Page or Item	Subjects (major changes since previous revision)						
Rev. 2.2, 2016-	Rev. 2.2, 2016-10-10						
All	Package name changed General: Typos corrected and wording improved Table 1: Channel description improved Table 4: Footnote added Table 5: Updated and Footnote added Chapter 5.1.3: Updated						
	Chapter 5.1.6: Note added Chapter 5.2: Updated Chapter 6.3: Updated Chapter 7.2: Updated Figure 28 updated						

Data Sheet 2 Rev. 2.2, 2016-10-10



<b>Revision Histo</b>	ry
Page or Item	Subjects (major changes since previous revision)
Rev. 2.0, 2014-	05-26
All	General: Numbering of Figures and Tables changed
	Table 1 updated
	Chapter 4.2.1 added
	Chapter 4.2.2 added
	Parameter P_4.1.4: number changed to P_4.1.5 and max. value improved
	Parameter P_4.1.11: Max. Value improved
	Parameter P_4.1.28: Max. Value improved
	Parameter P_4.1.31: Max. Value improved
	Parameter P 4.1.34: Max. Value improved
	Parameter P_4.1.37: Max. Value improved
	Parameter P_4.1.39: Min. Value improved
	Parameter P_4.1.42: Max. Value improved
	Parameter P_4.1.44: Min. Value improved
	Parameter P_4.1.55 added
	Parameter P_4.1.56 added
	Chapter 5 rewritten (content improved)
	Parameter P_5.3.7: Max. Value improved
	Parameter P_5.3.8: Test Condition updated and Max. Value improved
	Parameter P_5.3.10: Max. Value improved
	Parameter P_5.3.13: Test Condition updated
	Parameter P_5.3.14: Max. Value improved
	Parameter P_5.3.16: Typ. and Max. value improved
	Parameter P_5.3.17: Typ. and Min. Value improved
	Parameter P_5.3.23: Max. Value improved
	Chapter 6.1: R <sub>DS(ON)</sub> graphs removed
	Chapter 6.1: R <sub>DS(ON)</sub> graphs removed  Chapter 6.1: R <sub>DS(ON)</sub> variation factor added
	Chapter 6.4: Description improved
	Figure 16: Content updated
	Chapter 6.4.4: Note added
	Chapter 7.1: Content improved
	Chapter 7.1: I <sub>L(LIM)</sub> graphs removed
	Chapter 7.1: $I_{\text{L(LIM)}}$ variation factor added
	Chapter 7.2: Content improved
	Figure 18: Content updated
	Figure 19: Content and Title updated
	Figure 20: added
	Undervoltage Behavior shifted from Chapter 7.4 to Chapter 5.2.1
	Figure 21: Content updated
	Chapter 8.1: Content improved
	Figure 22: Content updated
	Figure 23: Content updated
	Chapter 8.2.3 added
	Chapter 8.4: Content improved
	Parameter P_8.5.118 added

Data Sheet 3 Rev. 2.2, 2016-10-10



Revision Histor	у
Page or Item	Subjects (major changes since previous revision)
	Parameter P_9.4.19: Test Condition updated
	Parameter P_9.4.20: Test Condition updated
	Parameter P_9.4.22: Max. Value improved
	Parameter P_9.4.24: Min. Value improved
	Parameter P_9.4.26: Min. Value improved
	Parameter P_9.4.28: Min. Value improved
	Parameter P_9.4.30: Min. Value improved
	Parameter P_9.4.32: Min. Value improved
	Parameter P_9.4.34: Test Condition updated and Max. Value improved
	Chapter 9.5: Content improved
	Figure 33: Content updated
	Figure 34: Content updated
	Chapter 9.6: Content improved
	Chapter 9.6.3 added
	Chapter 9.7: Content improved
	Chapter 9.7.8: Descriptions improved and Footnote added
	Chapter 9.8 removed. Redundant information
	Figure 35: Content updated
	Table 16 updated
BTS54220-LBE	Parameter P_5.3.9: Max. Value improved
	Parameter P_5.3.11: Max. Value improved
	Parameter P_6.6.24: Max. Value improved
	Parameter P_6.6.25: Max. Value improved
	Parameter P_6.6.87: Test Condition updated
	Parameter P_6.6.88: Test Condition updated
	Parameter P_6.6.91: Test Condition updated
	Parameter P_6.6.92: Test Condition updated
	Table 10 split into different tables
	Table 10 to Table 12: Unit of $k_{\rm ILIS}$ updated
	Parameter P_8.5.91: Max. Value improved
	Parameter P_8.5.93: Max. Value improved
	Parameter P_8.5.94: Max. Value improved
Rev. 1.0, 2013-0	3-24
All	Data Sheet released

### Trademarks of Infineon Technologies AG

AURIXTM, BlueMoonTM, C166TM, CanPAKTM, CIPOSTM, CIPURSETM, COMNEONTM, EconoPACKTM, CoolMOSTM, CoolSETTM, CORECONTROLTM, CROSSAVETM, DAVETM, EasyPIMTM, EconoBRIDGETM, EconoDUALTM, EconoPIMTM, EiceDRIVERTM, eupecTM, FCOSTM, HITFETTM, HybridPACKTM, I2RFTM, ISOFACETM, IsoPACKTM, MIPAQTM, ModSTACKTM, my-dTM, NovalithICTM, OmniTuneTM, OptiMOSTM, ORIGATM, PRIMARIONTM, PrimePACKTM, PrimeSTACKTM, PRO-SILTM, PROFETTM, RASICTM, ReverSaveTM, SatRICTM, SIEGETTM, SINDRIONTM, SIPMOSTM, SMARTITM, SmartLEWISTM, SOLID FLASHTM, SPOCTM, TEMPFETTM, thinQ!TM, TRENCHSTOPTM, TriCoreTM, X-GOLDTM, X-PMUTM, XMMTM, XPOSYSTM.

#### Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR

Data Sheet 4 Rev. 2.2, 2016-10-10



development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. Mifare™ of NXP. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2014-03-27

Data Sheet 5 Rev. 2.2, 2016-10-10



### **Table of Contents**

# **Table of Contents**

	Table of Contents	. 6
	List of Figures	. 8
	List of Tables	. (
1	Overview	10
<b>2</b> 2.1	Block Diagram	
<b>3</b> 3.1 3.2	Pin Configuration Pin Assignment BTS54220-LBE Pin Definitions and Functions	14
<b>4</b> 4.1 4.2 4.2.1 4.2.2	Electrical Characteristics Absolute Maximum Ratings Thermal Resistance PCB Setup Thermal Impedance	16 19 19
5 5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.2 5.2.1 5.3	$ \begin{array}{c} \textbf{Power Supply} \\ \textbf{Operation modes} \\ \textbf{Power-up} \\ \textbf{Stand-by mode} \\ \textbf{Idle mode} \\ \textbf{Ready mode} \\ \textbf{Operative mode} \\ \textbf{Limp Home mode} \\ \textbf{Reset condition} \\ \textbf{Undervoltage on } V_{\mathtt{S}} \\ \textbf{Electrical Characteristics} \\ \end{array} $	24 25 25 26 26 26 26 26 27
6	Power Stages	
6.1 6.2 6.3 6.4 6.4.1 6.4.2 6.4.3 6.4.4 6.5 6.6	Output ON-State Resistance Input Circuit Input Status Monitor Power Stage Output Bulb and LED Mode Switching Resistive Loads Switching Inductive Loads Switching Channels in Parallel External Driver Control Electrical Characteristics	30 31 32 32 33 33 33
7 7.1 7.2 7.3 7.4 7.5 7.6		39 43 43 43 43 43
7.7 <b>8</b>	Electrical Characteristics  Diagnosis	

## **BTS54220-LBE**



### **Table of Contents**

11	Package Outlines BTS54220-LBE	71
10	Application Description	69
9.7.8	Configuration Register Bit Overview	67
9.7.7	Diagnosis Control Register	
9.7.6	Hardware Configuration Register	
9.7.5	Gate Back Regulation Register	66
9.7.4	LED Mode Configuration Register	66
9.7.3	Swap Configuration Register	65
9.7.2	Input Status Register	65
9.7.1	Output Configuration Register	65
9.7	SPI Configuration Registers	65
9.6.3	Warnings Diagnosis	64
9.6.2	Errors Diagnosis	64
9.6.1	Standard Diagnosis	63
9.6	SPI Diagnosis Registers	63
9.5	SPI Protocol	
9.4	Electrical Characteristics	
9.3	Timing Diagrams	
9.2	Daisy Chain Capability	
9.1	SPI Signal Description	
9	Serial Peripheral Interface (SPI)	55
8.5	Electrical Characteristics	51
8.4	Gate Back Regulation	
8.3	Switch Bypass Monitor Diagnosis	49
8.2.3	Open Load at ON Diagnosis	49
8.2.2	Current Sense Multiplexer	48
8.2.1	Current Sense Signal	48
8.2	Load Current Sense Diagnosis	48
8.1	Diagnosis Word at SPI	47





## **List of Figures**

# **List of Figures**

Figure 1	Block Diagram BTS54220-LBE	12
Figure 2	Voltage and Current Definition	13
Figure 3	Pin Configuration TSON-24-10	14
Figure 4	2s2p PCB Cross Section	19
Figure 5	PC Board for Thermal Simulation with 600 mm <sup>2</sup> Cooling Area	20
Figure 6	PC Board for Thermal Simulation with 2s2p Cooling Area	20
Figure 7	Solder Area / Vias	21
Figure 8	Typical Thermal Impedance. PCB setup according Figure 6	21
Figure 9	Typical Thermal Resistance. PCB setup 1s0p	22
Figure 10	Operation Mode state diagram	24
Figure 11	Limp Home Activation as function of $V_{\mathrm{S}}$	26
Figure 12	$V_{\mathtt{S}}$ undervoltage behavior	27
Figure 13	R <sub>DS(ON)</sub> variation factor	30
Figure 14	Input Świtch Matrix	31
Figure 15	Power Stage Output	32
Figure 16	Switching a Load (resistive)	32
Figure 17	Typical Current Limitation variation according to $V_{\mathrm{DS}}$ voltage	39
Figure 18	Dynamic Temperature Sensor Operations - Short Circuit	41
Figure 19	Dynamic and Absolute Temperature Sensor Operations - Overload Condition	42
Figure 20	Different counter reset according to HWCR.RCR bit value	43
Figure 21	Block Diagram: Diagnosis	46
Figure 22	Current Sense Signal Timings	48
Figure 23	Current Sense Multiplexer Timings	49
Figure 24	Current Sense Ratio in Open Load at ON condition	49
Figure 25	Serial Peripheral Interface	55
Figure 26	Combinatorial Logic for TER Flag	55
Figure 27	Daisy Chain Configuration	56
Figure 28	Data Transfer in Daisy Chain Configuration	57
Figure 29	Timing Diagram SPI Access	
Figure 30	Relationship between SI and SO during SPI communication	60
Figure 31	Register content sent back to µC	
Figure 32	BTS54220-LBE response after an error in transmission	60
Figure 33	BTS54220-LBE response after coming out of Power-On reset at $V_{\mathrm{DD}}$	61
Figure 34	BTS54220-LBE response in case of a negative battery voltage transient	61
Figure 35	Application Circuit Example	69
Figure 36	TSON-24-10 Package drawing	71
Figure 37	TSON-24 Package pads and stencil	72

## BTS54220-LBE



### **List of Tables**

# **List of Tables**

Table 1	Product Summary	10
Table 2	Absolute Maximum Ratings	16
Table 3	Thermal Resistance	19
Table 4	Device capability as function of $V_{\rm S}$ and $V_{\rm DD}$	23
Table 5	Device function in relation to operation modes, $V_{\rm S}$ and $V_{\rm DD}$ voltages	25
Table 6	Electrical Characteristics Power Supply	28
Table 7	Electrical Characteristics Power Stages	34
Table 8	Electrical Characteristics Protection Functions	44
Table 9	Operation Modes	47
Table 10	Electrical Characteristics Diagnosis $k_{ILIS}$ 9 m $\Omega$ ch	
Table 11	Electrical Characteristics Diagnosis $k_{\rm ILIS}$ 27 m $\Omega$ ch	
Table 12	Electrical Characteristics Diagnosis	52
Table 13	Electrical Characteristics Serial Peripheral Interface (SPI)	58
Table 14	SPI Command Summary	
Table 15	Register Overview	65
Table 16	Suggested Component Values	70



#### **BTS54220-LBE**





## 1 Overview

#### **Features**

- 8-bit serial peripheral interface (daisy chain capable SPI) for control and diagnosis
- CMOS compatible parallel input pins for two channels
- Selectable AND- / OR-combination for parallel inputs (PWM control)
- Load type configuration via SPI (bulbs or LEDs) for optimized load control
- · Integrated control for one external smart power switch
- · Very low stand-by current
- · Device ground independent from load ground
- Green Product (RoHS-Compliant)
- AEC Qualified



**TSON-24-10** 

#### Description

The BTS54220-LBE is a four channel high-side smart power switch in TSON-24-10 package providing embedded protective functions. It is specially designed to control standard exterior lighting in automotive applications. In order to use the same hardware, the device can be configured to bulb or LED mode. As a result, both load types are optimized in terms of switching and diagnosis behavior.

It is designed to drive exterior lamps up to 65 W and 27 W, HIDL or the equivalent LED light.

#### Table 1 Product Summary

Operating Voltage Power Switch	$V_{S}$	5.5 28 V
Logic Supply Voltage	$V_{DD}$	3.8 5.5 V
Over Voltage Protection	$V_{S(AZ,min)}$	42 V
Maximum Stand-By Current at 25 °C	$I_{\text{VS(STB)}}$	1 μΑ
Maximum ON State Resistance at $T_j$ = 150 °C 9 mΩ channels (Channel 1, 4)	$R_{DS(ON,max)}$	18.2 mΩ
Maximum ON State Resistance at $T_j$ = 150 °C 27 mΩ channels (Channel 2, 3)	$R_{DS(ON,max)}$	55 mΩ
SPI Access Frequency	$f_{\sf SCLK(max)}$	3 MHz

Configuration and status diagnosis are done via SPI. An 8-bit serial peripheral interface (SPI) is used. The SPI is daisy chain capable.

Туре	Package	Marking
BTS54220-LBE	TSON-24-10	BTS54220-LBE



Overview

The device provides a current sense signal per channel that is multiplexed to the diagnosis pin IS. It can be enabled and disabled via SPI commands. An over temperature flag per output is provided in the SPI diagnosis word. A multiplexed switch bypass monitor provides short-circuit to  $V_{\rm S}$  diagnosis.

27 m $\Omega$  channels can be configured to bulb or LED mode for maximum flexibility.

The BTS54220-LBE provides a fail-safe feature via a Limp Home Input (LHI) pin and direct Input pins.

The power transistors are built by N-channel vertical power MOSFETs with charge pumps. The device is monolithically integrated in SMART technology.

#### **Applications**

- High-side power switch for 12 V in automotive or industrial applications such as lighting, heating, motor driving, energy and power distribution
- Especially designed for standard exterior lighting like high beam, low beam, position light, tail light, brake light, parking light, license plate light, indicators and equivalent in the LED technology
- · Replaces electromechanical relays, fuses and discrete circuits

#### **Protective Functions**

- Reverse battery protection with external components
- · Short circuit to ground protection
- Stable behavior at under voltage
- Current limitation
- Absolute and dynamic temperature sensor
- · Thermal shutdown with latch after a limited amount of retries
- · Overvoltage protection
- Loss of ground protection
- Electrostatic discharge protection (ESD)

#### **Diagnostic Functions**

- Multiplexed proportional load current sense signal (IS)
- · Enable function for current sense signal configurable via SPI
- · High accuracy of current sense signal at wide load current range
- Current sense ratio (k<sub>ILIS</sub>) configurable for LEDs or bulbs
- · Very fast diagnosis in LED mode
- Feedback on over temperature via SPI
- Short circuit to V<sub>S</sub> detection
- Monitoring of Input pins status

#### **Application Specific Functions**

- Fail-safe activation via LHI pin and control via input pins
- Enhanced electromagnetic compatibility (EMC) for bulbs as well as LEDs
- · LED mode selection available
- SPI with daisy chain capability
- Switch bypass monitoring for detecting short circuit to  $V_{\rm S}$



**Block Diagram** 

# 2 Block Diagram




Figure 1 Block Diagram BTS54220-LBE



**Block Diagram** 

### 2.1 Terms

Figure 2 shows all terms used in this data sheet, with associated convention for positive values.




Figure 2 Voltage and Current Definition

In all tables of electrical characteristics, symbols related to channels without channel number are valid for each channel separately (e.g.  $V_{\rm DS}$  specification is valid for  $V_{\rm DS1}$  ...  $V_{\rm DS4}$ ).

All SPI register bits are marked as follows: ADDR. PARAMETER (e.g. **HWCR. STB**) with the exception of the bits in the Diagnosis frames which are marked only with PARAMETER (e.g. **VSMDN**).



**Pin Configuration** 

# **3** Pin Configuration

## 3.1 Pin Assignment BTS54220-LBE




Figure 3 Pin Configuration TSON-24-10

Data Sheet 14 Rev. 2.2, 2016-10-10



**Pin Configuration** 

## 3.2 Pin Definitions and Functions

Pin	Symbol	I/O	Function					
Power Supply Pins		'						
25	VS	_	Positive power supply for high-side power switch					
1	GND		Ground connection					
2	VDD	_	Logic supply (5 V)					
SPI & Diagnosis Pi	ns	'						
3	SO	0	Serial output of SPI interface					
4	SI	ı	Serial input of SPI interface ("high" active)					
5	SCLK	ı	Serial clock of SPI interface ("high" active)					
6	CS	ı	Chip select of SPI interface ("low" active); Integrated pull up to VDD					
12	IS	0	Current sense output signal					
Limp Home Input P	in (integrated	pull-do	own, leave unused Limp Home Input pin unconnected)					
7	LHI	I	Limp home activation signal ("high" active)					
Parallel Input Pins	(integrated pu	III-dowr	i, leave unused pins unconnected)					
8	IN1	I	Input signal of channel 1 ("high" active)					
9	IN2	I	Input signal of channel 2 ("high" active)					
External Driver Pins	s (leave unus	ed exte	rnal driver pins unconnected)					
10	EDD	0	External driver diagnosis enable signal for external driver					
11	EDO	0	External driver output for activation for external driver					
Power Output Pins		•						
21, 22, 23, 24 <sup>1)</sup>	OUT1	0	Protected high-side power output of channel 1					
19, 20 <sup>1)</sup>	OUT2	0	Protected high-side power output of channel 2					
17, 18 <sup>1)</sup>	OUT3	0	Protected high-side power output of channel 3					
13, 14, 15, 16 <sup>1)</sup>	OUT4	0	Protected high-side power output of channel 4					
4) 411 4 4 1 6	<del> </del>		·					

<sup>1)</sup> All outputs pins of each channel must be connected together on the PCB. All pins of an output are internally connected together. PCB traces have to be designed to withstand the maximum current which can flow.

# 4 Electrical Characteristics

## 4.1 Absolute Maximum Ratings

 $T_{\rm i}$  = -40 to +150 °C; all voltages with respect to ground

Typical resistive loads connected to the outputs (unless otherwise specified):

9 m $\Omega$  channels:  $R_{\rm L}$  = 2.2  $\Omega$ 

27 m $\Omega$  channels:  $R_{\rm L}$  = 6.8  $\Omega$  (33  $\Omega$  when **LGCR. LEDn** = "1")

Table 2 Absolute Maximum Ratings<sup>1)</sup>

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Supply Voltage	-	'	'	'	'		•
Power supply voltage	$V_{S}$	-0.3		28	V	-	P_4.1.1
Logic supply voltage	$V_{DD}$	-0.3		5.5	V	-	P_4.1.2
Reverse polarity voltage	-V <sub>S(rev)</sub>	_		16	V	$T_{\rm jStart}$ = 25 °C $t \le 2$ min. See <b>Chapter 10</b> for setup	P_4.1.3
Supply voltage for short circuit protection (single pulse)	$V_{S(SC)}$	0		28	V	$R_{\rm ECU}$ = 20 m $\Omega$ $I$ = 0 or 5 m $R_{\rm Cable}$ = 16 m $\Omega$ /m $I$	P_4.1.5
Permanent short circuit number channel activations All channels	n <sub>RSC1</sub>	-		100	k	3) $V_{\rm DD} = 5 \text{ V}$ $t_{\rm ON} = 300 \text{ ms}$	P_4.1.6
Voltage at power transistor	$V_{DS}$	_		42	V	_	P_4.1.8
Supply voltage for load dump protection	$V_{\mathrm{S(LD)}}$	_		42	V	$R_{\rm I} = 2 \Omega$ t = 400  ms	P_4.1.9
Current through ground pin	$I_{GND}$	-100		25	mA	<i>t</i> ≤ 2 min.	P_4.1.10
Current through VDD pin	$I_{DD}$	-25		30	mA	<i>t</i> ≤ 2 min.	P_4.1.11
Power Stages							
Load current	$ I_{L} $	_		$I_{L(LIM)}$	Α	5)	P_4.1.12
Maximum energy dissipation single pulse - $I_{\rm L(nom)}$ 9 m $\Omega$ ch.	$E_{AS}$	-		145	mJ	$T_{j(0)} = 150  ^{\circ}\text{C}$ $I_{L(0)} = I_{L(\text{nom})} = P_{-}6.6.15$	P_4.1.13
Maximum energy dissipation single pulse - $I_{\text{L(nom)}}$ 27 mΩ ch.	$E_{AS}$	_		135	mJ	$T_{j(0)}$ = 150 °C $I_{L(0)}$ = $I_{L(nom)}$ = P_6.6.16	P_4.1.14



Table 2 Absolute Maximum Ratings<sup>1)</sup> (cont'd)

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Diagnosis Pin	1		'	'	-		
Voltage at sense pin IS	$V_{IS}$	-0.3		$V_{S}$	V	_	P_4.1.24
Current through sense pin IS	$I_{IS}$	-10		40	mA	<i>t</i> ≤ 2 min.	P_4.1.25
Input Pins			'		'		-
Voltage at input pins	$V_{IN}$	-0.3		6.0	V	_	P_4.1.26
Current through input pins	$I_{IN}$	-0.75		0.75	mA	_	P_4.1.27
Current through input pins	$I_{IN}$	-2.0		10	mA	<i>t</i> ≤ 2 min.	P_4.1.28
SPI Pins					'		
Voltage at chip select pin	$V_{CS}$	-0.3		6.0	V	_	P_4.1.29
Current through chip select pin	$I_{CS}$	-0.75		0.75	mA	_	P_4.1.30
Current through chip select pin	$I_{CS}$	-2.0		10	mA	<i>t</i> ≤ 2 min.	P_4.1.31
Voltage at serial input pin	$V_{SI}$	-0.3		6.0	V	_	P_4.1.32
Current through serial input pin	$I_{\mathrm{SI}}$	-0.75		0.75	mA	_	P_4.1.33
Current through serial input pin	$I_{SI}$	-2.0		10	mA	<i>t</i> ≤ 2 min.	P_4.1.34
Voltage at serial clock pin	$V_{SCLK}$	-0.3		6.0	V	_	P_4.1.35
Current through serial clock pin	$I_{\mathrm{SCLK}}$	-0.75		0.75	mA	_	P_4.1.36
Current through serial clock pin	$I_{SCLK}$	-2.0		10	mA	<i>t</i> ≤ 2 min.	P_4.1.37
Current through serial output pin SO	$I_{SO}$	-0.75		0.75	mA	_	P_4.1.38
Current through serial output pin SO	$I_{SO}$	-10		2.0	mA	<i>t</i> ≤ 2 min.	P_4.1.39
Limp Home Input Pin							·
Voltage at Limp Home Input pin	$V_{LHI}$	-0.3		6.0	V	_	P_4.1.40
Current through Limp Home Input pin	$I_{LHI}$	-0.75		0.75	mA	-	P_4.1.41
Current through Limp Home Input pin	$I_{LHI}$	-2.0		10	mA	<i>t</i> ≤ 2 min.	P_4.1.42
External Driver Pins					'		
Voltage at external driver output	$V_{EDO}$	-0.3		6.0	V	_	P_4.1.43
Current through external driver output	$I_{EDO}$	-10		1.0	mA	<i>t</i> ≤ 2 min.	P_4.1.44
Voltage at external driver diagnosis enable	$V_{EDD}$	-0.3		6.0	V	_	P_4.1.55
Current through external driver diagnosis enable	$I_{EDD}$	-10		1.0	mA	<i>t</i> ≤ 2 min.	P_4.1.56
Temperatures	1	1		1	-1		1
Junction temperature	$T_{\rm j}$	-40		150	°C	_	P_4.1.45
Dynamic temperature increase while switching	$\Delta T_{\rm j}$	-		60	K	-	P_4.1.46
Storage temperature	$T_{\mathrm{stg}}$	-55		150	°C	_	P_4.1.47
ESD Susceptibility		•	1				



Table 2 Absolute Maximum Ratings<sup>1)</sup> (cont'd)

Parameter	Symbol		Value	S	Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
ESD susceptibility HBM OUT pins vs. VS	$V_{ESD}$	-4		4	kV	7) HBM	P_4.1.48
ESD susceptibility HBM all pins vs. VDD	$V_{ESD}$	-1.5		1.5	kV	7) HBM	P_4.1.54
ESD susceptibility HBM other pins vs. GND incl. OUT pins vs. GND	$V_{ESD}$	-2		2	kV	7) HBM	P_4.1.49
ESD Resistivity to GND	$V_{ESD}$	-500		500	V	8) CDM	P_4.1.51
ESD Resistivity Pin 1, 12, 13, 24 (corner pins) to GND	V <sub>ESD1, 12,</sub> 13, 24	-750		750	V	8) CDM	P_4.1.52

- 1) Not subject to production test, specified by design.
- 2) Device is mounted on an FR4 2s2p board according to Jedec JESD51-2,-5,-7 at natural convection; The product (chip and package) was simulated on a 76.4 \* 114.3 \* 1.5 mm board with 2 inner copper layers (2 \* 70 μm Cu, 2 \* 35 μm Cu). Where applicable, a thermal via array under the package contacted the first inner copper layer.
- 3) EOL tests according to AECQ100-012. Threshold limit for short circuit failures: 100 ppm. Please refer to the legal disclaimer for short-circuit capability at the end of this document.
- 4)  $R_1$  is the internal resistance of the load dump pulse generator.
- 5) Current limitation is a protection feature. Protection features are not designed for continuous repetitive operation.
- 6) Pulse shape represents inductive switch OFF:  $I_{D(t)} = I_{D}(0) \times (1 t / t_{pulse})$ ;  $0 < t < t_{pulse}$
- 7) ESD resistivity, HBM according to ANSI/ESDA/JEDEC JS-001-2010
- 8) ESD susceptibility, Charged Device Model "CDM" EIA/JESD22-C101 or ESDA STM5.3.1

#### **Notes**

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



### 4.2 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Table 3 Thermal Resistance

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Junction to Soldering Point	$R_{thJSP}$	_	2	-	K/W	$T_{\rm j(0)}$ = 105 °C measured to pin 25	P_4.2.1
Junction to Ambient	$R_{thJA}$	-	21	-	K/W	$T_{\rm j(0)} = 105  ^{\circ}{\rm C}$	P_4.2.2

<sup>1)</sup> Not subject to production test, specified by design.

### 4.2.1 PCB Setup




Figure 4 2s2p PCB Cross Section

<sup>2)</sup> Specified  $R_{\text{thJA}}$  values is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (chip and package) was simulated on a 76.4 \* 114.3 \* 1.5 mm board with 2 inner copper layers (2 \* 70  $\mu$ m Cu, 2 \* 35  $\mu$ m Cu). Where applicable, a thermal via array under the package contacted the first inner copper layer.






Figure 5 PC Board for Thermal Simulation with 600 mm<sup>2</sup> Cooling Area




Figure 6 PC Board for Thermal Simulation with 2s2p Cooling Area






Figure 7 Solder Area / Vias

## 4.2.2 Thermal Impedance




Figure 8 Typical Thermal Impedance. PCB setup according Figure 6






Figure 9 Typical Thermal Resistance. PCB setup 1s0p



# 5 Power Supply

The BTS54220-LBE is supplied by two voltage sources:

- V<sub>S</sub> (analog supply voltage)
- V<sub>DD</sub> (digital supply voltage)

The  $V_{\rm S}$  supply line is connected to a battery feed and used for the driving circuitry of the power stages, while  $V_{\rm DD}$  is used for the SPI logic and for driving SO pin.

 $V_{\rm S}$  and  $V_{\rm DD}$  supply voltages have an undervoltage detection circuit, which prevents the activation of the associated function in case the measured voltage is below the undervoltage threshold. More in detail:

- An undervoltage on  $V_{\rm DD}$  supply prevents SPI communication. SPI registers are reset to default values. The retry counters used to protect the channels are reset therefore the channels are in "unlimited restart" mode.
- An undervoltage on  $V_{\rm S}$  supply switches OFF all channels, even in Limp Home mode. The channels are enabled again as soon as  $V_{\rm S}$  =  $V_{\rm S(OP)}$ .

The voltage at pin VS is also monitored. In case of a negative voltage transient resulting in  $V_{\rm SMON}$  with **DCR. MUX**  $\neq$  "111<sub>B</sub>", any SPI command sent by the micro-controller is not accepted (see **Chapter 9.5** for further details).

An overview of channel behavior according to different  $V_{\rm S}$  and  $V_{\rm DD}$  supply voltages is shown in **Table 4** (the table is valid after a successful supply voltage ramp-up).

Table 4 Device capability as function of $V_{\rm S}$ and	$V_{\rm DD}$
--	--------------

Tuble 4 Bovies supublify as function of Vg and VBB									
	$V_{\text{DD}} \le V_{\text{DD(PO)}}$ $(V_{\text{DD(PO)}} = P_5.3.17)$	$V_{\rm DD} > V_{\rm DD(PO)}$							
$V_{\rm S} \le V_{\rm SMON}$	Channels are OFF	Channels are OFF							
$(V_{\sf SMON} = P_5.3.12)$	SPI registers reset	SPI registers protected <sup>1)</sup>							
	SPI communication not available $(f_{SCLK} = 0 \text{ MHz})$	SPI communication available <sup>2)</sup> ( $f_{SCLK} = 3 \text{ MHz}$ )							
	Limp Home mode not available	Limp Home mode not available							
$V_{\text{SMON}} < V_{\text{S}} \le V_{\text{S(UV)}}$ ( $V_{\text{S(UV)}} = P\_5.3.2$ )	Channels are OFF	Channels are OFF							
	SPI registers reset	SPI registers available							
	SPI communication not available $(f_{SCLK} = 0 \text{ MHz})$	SPI communication available (f <sub>SCLK</sub> = 3 MHz)							
	Limp Home mode available (channels are OFF)	Limp Home mode available (channels are OFF)							
$V_{\rm S} > V_{\rm S(UV)}^{3)}$	Channels cannot be controlled by SPI	Channels can be switched ON an OFF							
	SPI registers reset	SPI registers available							
	SPI communication not available $(f_{SCLK} = 0 \text{ MHz})$	SPI communication available (f <sub>SCLK</sub> = 3 MHz)							
	Limp Home mode available	Limp Home mode available							

<sup>1)</sup> If DCR. MUX ≠ 111<sub>B</sub>, othervise SPI registers are available.

<sup>2)</sup> SPI response depends on DCR. MIX value. See Chapter 9.5 for further details.

<sup>3)</sup> The undervoltage condition on  $V_S$  supply must be considered. See Chapter 5.2.1 for further details.



#### 5.1 Operation modes

BTS54220-LBE has the following operation modes:

- Stand-by mode
- · Idle mode
- Ready mode
- Operative mode
- Limp Home mode

The transition between operation modes is determined according to these variables:

- logic level at LHI pin
- logic level at INn pins
- DCR. MJX bits state
- OUT. OUTn bits state

The state diagram including the possible transitions is shown in Figure 10. The behavior of BTS54220-LBE as well as some parameters may change in dependence from the operation mode of the device. Furthermore, due to the undervoltage detection circuitry which monitors  $V_{\rm S}$  and  $V_{\rm DD}$  supply voltages, some changes within the same operation mode can be seen accordingly.




Figure 10 Operation Mode state diagram

There are three parameters describing the behavior of BTS54220-LBE:

- · status of output channels
- · status of SPI registers
- · status of SPI communication

It is necessary to set  $\overline{\text{DCR. MUX}}$  to a value different from 111<sub>B</sub> to command a switch ON of one or more channels. In alternative it is necessary to set the LHI to "high" - in this case the logic state of the Input pins is reflected to the outputs (if there is no undervoltage condition on  $V_{\text{S}}$  supply).



**Table 5** shows the correlation between device operation modes,  $V_{\rm S}$  and  $V_{\rm DD}$  supply voltages, and the state of the most important functions (channel status, SPI communication and SPI registers).

Table 5 Device function in relation to operation modes,  $V_{
m S}$  and  $V_{
m DD}$  voltages

Operation Mode	Function	$V_{\rm S} \leq V_{\rm SMON}$	$V_{\sf SMON} > V_{\sf S} \leq V_{\sf S(UV)}$	$V_{\rm S} > V_{\rm S(UV)}$
Stand-by	Channels	OFF	OFF	OFF
	SPI comm.	available <sup>1)</sup>	available <sup>1)</sup>	available <sup>1)</sup>
	SPI registers	available <sup>1)</sup>	available <sup>1)</sup>	available <sup>1)</sup>
ldle	Channels	OFF	OFF	OFF
	SPI comm.	all commands rejected <sup>1)</sup>	available <sup>1)</sup>	available <sup>1)</sup>
	SPI registers	available <sup>1)</sup>	available <sup>1)</sup>	available <sup>1)</sup>
Ready	Channels	OFF	OFF	OFF
	SPI comm.	available <sup>1)</sup>	available <sup>1)</sup>	available <sup>1)</sup>
	SPI registers	available <sup>1)</sup>	available <sup>1)</sup>	available <sup>1)</sup>
Operative	Channels	OFF	OFF	follow <b>0UT. 0UTn</b> and/or Input pins
	SPI comm.	all commands rejected <sup>1)</sup>	available <sup>1)</sup>	available <sup>1)</sup>
	SPI registers	available <sup>1)</sup>	available <sup>1)</sup>	available <sup>1)</sup>
Limp Home	Channels	OFF	OFF	follow Input pins
	SPI comm.	available (read-only) <sup>1)2)</sup>	available (read-only) <sup>1)2)</sup>	available (read-only) <sup>1)2)</sup>
	SPI registers	reset	reset	reset

<sup>1)</sup> If  $V_{\rm DD} > V_{\rm DD(PO)}$ , otherwise not available or in reset.

### **5.1.1** Power-up

The Power-up condition is entered when one of the supply voltages ( $V_{\rm S}$  or  $V_{\rm DD}$ ) is applied to the device. Both supplies are rising until they are above the undervoltage thresholds  $V_{\rm S(OP)}$  and  $V_{\rm DD(PO)}$  therefore the internal power-on signals are set.

#### 5.1.2 Stand-by mode

When BTS54220-LBE is in Stand-by mode, all outputs are OFF. The SPI registers can be programmed if  $V_{\rm DD} > V_{\rm DD(PO)}$ . The current consumption is minimum (see parameter  $I_{\rm VS(STB)}$ ). The circuitry that monitors  $V_{\rm S}$  versus the threshold  $V_{\rm SMON}$  is disabled, allowing the programming of the registers. Even if one Input pin is set to "high" or if one **OUT. OUTn** bit is set to "1", all outputs stay switched OFF.

#### **5.1.3** Idle mode

In Idle mode, the internal supply circuitry is working and the device current consumption is increased. All channels are OFF and a command to switch ON one or more outputs (either via SPI or via Input pins) is accepted and executed, bringing the device into Operative mode.

<sup>2)</sup> HWCR. CTC and HWCR. RST commands are accepted.



#### 5.1.4 Ready mode

In Ready mode, one or more outputs received a command to switch ON (either via SPI or via Input pins). Nevertheless all outputs are OFF because of **DCR. MIX** bits still set to 111<sub>B</sub>. It is necessary to change the value of those bits to bring the device into Operative mode and switch ON the channels.

### 5.1.5 Operative mode

Operative mode is the normal operation mode of BTS54220-LBE when no Limp Home condition is set and one or more outputs are switched ON. Device current consumption is specified by parameter  $I_{\rm GND}$ . An undervoltage condition on  $V_{\rm DD}$  supply voltage brings the device into Stand-by mode (if all Input pins are set to "low") or into Ready mode (if at least one Input pin is set to "high").

#### 5.1.6 Limp Home mode

BTS54220-LBE enters Limp Home mode when LHI pin is set to "high". SPI registers are reset to the default values after  $t_{\rm LHI(ac)}$  from the rising edge at pin LHI (see **Figure 11** for further details). SPI communication is possible but only in read-only mode (SPI registers can be read but cannot be written, meaning that current sensing is not available). When  $V_{\rm S} \leq V_{\rm SMON}$  and **DCR. MUX**  $\neq$  111<sub>B</sub> the logic state detected at pin LHI is ignored and the device doesn't enter Limp Home mode.

Note: The only write commands excepted in Limp Home mode are **HVCR. CTC** and **HVCR. RST** to clear the protection latches.




Figure 11 Limp Home Activation as function of  $\emph{V}_{\mathtt{S}}$ 

#### 5.2 Reset condition

One of the following 3 conditions resets the SPI registers to their default values:

- $V_{\rm DD}$  is not present or below the undervoltage threshold  $V_{\rm DD(PO)}$
- LHI pin is set to "high" and V<sub>S</sub> > V<sub>SMON</sub>
- a reset command (HWCR. RST = 1<sub>B</sub>) is executed

In particular, all channels are switched OFF (if the device is not in Limp Home mode with one or more Input pins set to "high"). In case of lack of  $V_{\rm DD}$  supply the internal retry counters are disabled therefore all channels are in "unlimited restart" mode.



# 5.2.1 Undervoltage on $V_{\rm S}$

Between  $V_{\rm S(OP)}$  and  $V_{\rm S(UV)}$  the undervoltage mechanism is triggered. If the device is operative and the supply voltage drops below the undervoltage threshold  $V_{\rm S(UV)}$ , the logic switches OFF the channels. As soon as the supply voltage  $V_{\rm S}$  is above the minimum operative voltage threshold  $V_{\rm S(OP)}$ , the channels having either the corresponding Input pin set to "high" or the **OUT. OUTn** bit set to "1" are switched ON again (as shown in **Figure 12**).




Figure 12  $V_{\rm S}$  undervoltage behavior



### 5.3 Electrical Characteristics

Unless otherwise specified:  $V_{\rm S}$  = 7 V to 18 V,  $V_{\rm DD}$  = 3.8 V to 5.5 V,  $T_{\rm j}$  = -40 °C to +150 °C

Typical values:  $V_S$  = 13.5 V,  $V_{DD}$  = 4.3 V,  $T_j$  = 25 °C

Typical resistive loads connected to the outputs (unless otherwise specified):

9 m $\Omega$  channels:  $R_{\rm L}$  = 2.2  $\Omega$ 

27 mΩ channels:  $R_L$  = 6.8 Ω (33 Ω when **LGCR. LEDn** = "1")

Table 6 Electrical Characteristics Power Supply

Parameter	Symbol		Value	s	Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
VS pin			'	'			
Operating voltage power switch	$V_{\mathrm{S(OP)}}$	5.5	_	28 <sup>1)</sup>	V	V <sub>DS</sub> < 0.5 V	P_5.3.1
Undervoltage shutdown	V <sub>S(UV)</sub>	_	_	4.5	V	OUTn = ON From $V_{\rm DS}$ < 1 V to $I_{\rm Ln}$ = 0 A (see <b>Figure 12</b> )	P_5.3.2
Undervoltage shutdown Hysteresis	$V_{\mathrm{S(HYS)}}$	-	350	_	mV	1)	P_5.3.3
Stand-by current for whole device with loads	$I_{\text{VS(STB)}}$	_	0.1	1	μА	$V_{\rm DD} = 0 \text{ V}$ $V_{\rm LHI} = 0 \text{ V}$ $T_{\rm j} = 25 \text{ °C}$	P_5.3.7
Stand-by current for whole device with loads	$I_{\text{VS(STB)}}$	-	0.1	2.5	μА	$V_{\rm DD} = 0 \text{ V}$ $V_{\rm LHI} = 0 \text{ V}$ $T_{\rm j} = 85 \text{ °C}$	P_5.3.8
Stand-by current for whole device with loads	$I_{\rm VS(STB)}$	-	8	20	μΑ	$V_{\rm DD}$ = 0 V $V_{\rm LHI}$ = 0 V $T_{\rm j}$ = 150 °C	P_5.3.9
Idle current for whole device with loads, all channels OFF	$I_{\rm VS(idle)}$	_	2.25	5	mA	$V_{\rm DD}$ = 5 V DCR. MUX = 110 <sub>B</sub>	P_5.3.10
Operating current for whole device	$I_{GND}$	_	11	18	mA	$f_{\rm SCLK}$ = 0 MHz	P_5.3.11
$V_{\rm S}$ threshold for Limp Home validation	$V_{\sf SMON}$	0.6	1.2	1.8	V	VSMDN = 1	P_5.3.12
VDD pin		•					
Logic supply voltage	$V_{DD}$	3.8	_	5.5 <sup>1)</sup>	V	$f_{\rm SCLK}$ = 3 MHz	P_5.3.13
Logic supply current Normal operation	$I_{DD}$	-	125	220	μA	$\begin{split} f_{\text{SCLK}} &= 0 \text{ MHz} \\ V_{\text{CS}} &= V_{\text{DD}} = 5 \text{ V} \\ \textbf{DCR. MJX} \neq 111_{\text{B}} \end{split}$	P_5.3.14
Logic Stand-by current	$I_{\rm DD(STB)}$	_	35	70	μA	$f_{\rm SCLK}$ = 0 MHz $V_{\rm CS}$ = $V_{\rm DD}$ = 5 V DCR. MJX = 111 <sub>B</sub>	P_5.3.16



Table 6 Electrical Characteristics Power Supply (cont'd)

Parameter	Symbol		Value	S	Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Power-On reset threshold voltage	V <sub>DD(PO)</sub>	2.3	2.75	3.8	V	SI = 0 V SCLK = 0 V CS = 0 V SO from 0 to Z	P_5.3.17
LHI Input Characteristics							
L-input level at pin LHI	$V_{LHI(L)}$	-0.3	_	1.0	V	LHI = 1 (see Chapter 9.6.1)	P_5.3.18
H-input level at pin LHI	$V_{LHI(H)}$	2.6	_	6.0	V	_	P_5.3.19
L-input current through pin LHI	$I_{LHI(L)}$	3	27	75	μA	V <sub>LHI</sub> = 1.0 V	P_5.3.20
H-input current through pin LHI	$I_{LHI(H)}$	7	30	75	μA	V <sub>LHI</sub> = 2.6 V	P_5.3.21
Timings					_		•
Power-On wake up time	$t_{\rm WU(PO)}$	_	200	_	μs	1)	P_5.3.22
Limp Home acknowledgement time	t <sub>LHI(ac)</sub>	5	_	30	μs	V <sub>DD</sub> = 5 V polling of Standard Diagnosis (see Chapter 9.6.1) until LHI = STB = 1	P_5.3.23
Reset command delay time	$t_{\sf d(RST)}$	_	_	100	μs	1)	P_5.3.25

<sup>1)</sup> Not subject to production test, specified by design.

Note: Characteristics show the deviation of parameter at the given supply voltage and junction temperature. Typical values show the typical parameters expected from manufacturing at  $V_{\rm S}$  = 13.5 V,  $V_{\rm DD}$  = 4.3 V and  $T_{\rm j}$  = 25 °C



# 6 Power Stages

The high-side power stages are built by N-channel vertical power MOSFETs with charge pumps. There are four channels implemented in the device. Each channel can be switched on via SPI register **0UT** or via an input pin, when available. Channels 2 and 3 provide a load type configuration for bulbs or LEDs in register **LGCR** (see **Chapter 9.7.4**). The load type configuration can be changed in ON- as well as in OFF-state.

#### 6.1 Output ON-State Resistance

The ON-state resistance  $R_{\rm DS(ON)}$  depends mainly on the junction temperature  $T_{\rm j}$ . Figure 13 shows the variation of  $R_{\rm DS(ON)}$  across the whole temperature range. The value "1" corresponds to the typical  $R_{\rm DS(ON)}$  measured at  $T_{\rm J}$  = 25°C.




Figure 13  $R_{DS(ON)}$  variation factor

The behavior in reverse polarity mode is described in Chapter 7.

#### 6.2 Input Circuit

There are two ways of using the input pins in combination with the register **OUT** by programming bit **HWCR**. **COL** in register **HWCR** (see **Chapter 9.7.6**).

- HWCR. COL = 0: A channel is switched ON either by the according OUT. OUTn bit or by the input pin.
- HWCR. COL = 1: A channel is switched ON by the according OUT. OUTn bit only, when the input pin is "high". In
  this configuration, a PWM signal can be applied to the input pin and the channel is activated by the SPI register
  OUT (see Chapter 9.7.1).

The default state (HWCR. COL = 0) is the OR-combination of the input signal and the SPI-bit. In Limp Home Mode (LHI pin set to "high") the combinatorial logic is switched to OR-mode to enable a channel activation via the input pins only.

Figure 14 shows the complete input switch matrix.



The zener diode protects the input circuit against ESD pulses. The current sink to ground ensures that the input signal is low in case of an open input pin.

### 6.3 Input Status Monitor

The level of the input stage can be monitored via the input status monitor. The input status is indicated in the  $\mathbf{0UT}$  register for the available input pin. After setting the bit  $\mathbf{SWCR}$ .  $\mathbf{SWR} = \mathbf{1}_B$ , the readout of  $\mathbf{0UT}$ .  $\mathbf{INSTn}$  shows the state of the input pins.




Figure 14 Input Switch Matrix



### 6.4 Power Stage Output

The power stages are built to be used in high side configuration (Figure 15).

The power DMOS switches with a dedicated slope, which is optimized in terms of electromagnetic emission (EME). Defined slew rates allow lowest EME during PWM operation at low switching losses.




Figure 15 Power Stage Output

#### 6.4.1 Bulb and LED Mode

Channel 2 and channel 3 can be configured in bulb and LED mode via the SPI initialization registers **LGCR** when **SWCR. SWR** = 0. The default state is **LGCR. LEDn** = 0. During LED mode the following parameters are changed for an optimized functionality with LED loads: ON-state resistance  $R_{\rm DS(ON)}$ , switching timings ( $t_{\rm delay(ON)}$ ,  $t_{\rm delay(OFF)}$ ,  $t_{\rm ON}$ ,  $t_{\rm OFF}$ ), slew rates dV/d $t_{\rm ON}$  and dt/d $t_{\rm OFF}$ , load current protections  $t_{\rm L(LIM)}$  and current sense ratio  $t_{\rm LLS}$ .

#### 6.4.2 Switching Resistive Loads

When switching resistive loads the following switching times and slew rates can be considered.




Figure 16 Switching a Load (resistive)



### 6.4.3 Switching Inductive Loads

When switching OFF inductive loads with high-side switches, the voltage  $V_{\rm OUT}$  drops below ground potential, because the inductance intends to continue driving the current. To prevent the destruction of the device due to overvoltage, there is a voltage clamp mechanism implemented which limits that negative output voltage to a certain level ( $V_{\rm DS(CL)}$  (Chapter 6.6)). See Figure 15 for details.Please refer also to Chapter 7.4. The maximum allowed load inductance is limited.

## 6.4.4 Switching Channels in Parallel

In case of appearance of a short circuit with channels in parallel driving a single load, BTS54220-LBE output stages are not synchronized in the restart event. When all channels connected to the same load are in temperature limitation, the channel which has cooled down the fastest doesn't wait for the other ones to be cooled down as well to restart. Thus, it is not recommended to use the device with channels in parallel.

Note: In case of parallel channel operation, short circuit robustness may be reduced and  $n_{RSC1}$  is not guaranteed any more.

#### 6.5 External Driver Control

One external smart power driver can be driven by the BTS54220-LBE via the external driver control block. There are two control outputs available: one output for controlling the input (EDO) and one output for diagnosis enable input (EDD). The current sense output of the external smart power driver can be connected to the IS pin. For details please refer to **Chapter 10**.

The external driver output signals can be used only with applied  $V_{\rm DD}$  voltage. The output is internally pulled down. The external driver can be activated via SPI bit **0UT. 0UTn** with n = 5.

Note: The usable duty cycle range and diagnostic timings depend on the external driver's characteristics.

Data Sheet 33 Rev. 2.2, 2016-10-10



### 6.6 Electrical Characteristics

Unless otherwise specified:  $V_{\rm S}$  = 7 V to 18 V,  $V_{\rm DD}$  = 3.8 V to 5.5 V,  $T_{\rm j}$  = -40 °C to +150 °C

Typical values:  $V_{\rm S}$  = 13.5 V,  $V_{\rm DD}$  = 4.3 V,  $T_{\rm j}$  = 25 °C

Typical resistive loads connected to the outputs (unless otherwise specified):

9 m $\Omega$  channels:  $R_{\rm L}$  = 2.2  $\Omega$ 

27 mΩ channels:  $R_L$  = 6.8 Ω (33 Ω when **LGCR. LEDn** = "1")

Table 7 Electrical Characteristics Power Stages

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Тур. Мах.				
Output Characteristics	1	1					<b>'</b>
On-State resistance 9 mΩ ch.	$R_{DS(ON)}$	_	9	_	mΩ	$V_{\rm S} = 9 \text{ V to } 18 \text{ V}$ $I_{\rm L} = 7.5 \text{ A}$ $T_{\rm j} = 25 \text{ °C}$	P_6.6.1
On-State resistance 9 mΩ ch.	$R_{DS(ON)}$	_	_	18.2	mΩ	$V_{\rm S}$ = 9 V to 18 V $I_{\rm L}$ = 7.5 A $T_{\rm j}$ = 150 °C	P_6.6.2
On-State resistance 27 mΩ ch.	$R_{\mathrm{DS(ON)}}$	_	27	_	mΩ	$V_{\rm S}$ = 9 V to 18 V $I_{\rm L}$ = 2.6 A $T_{\rm j}$ = 25 °C <b>LGCR. LEDn</b> = 0	P_6.6.5
On-State resistance 27 mΩ ch.	$R_{DS(ON)}$	_	_	55	mΩ	$V_{\rm S}$ = 9 V to 18 V $I_{\rm L}$ = 2.6 A $T_{\rm j}$ = 150 °C <b>LGCR. LEDn</b> = 0	P_6.6.6
On-State resistance 27 mΩ ch. in LED mode	$R_{DS(ON)}$	-	97	_	mΩ	1) $V_{\rm S} = 9 \text{ V to } 18 \text{ V}$ $I_{\rm L} = 0.6 \text{ A}$ $T_{\rm j} = 25 ^{\circ}\text{C}$ <b>LGCR. LEDn</b> = 1	P_6.6.7
On-State resistance 27 mΩ ch. in LED mode	$R_{DS(ON)}$	_	-	195	mΩ	$V_{\rm S} = 9 \text{ V to } 18 \text{ V}$ $I_{\rm L} = 0.6 \text{ A}$ $T_{\rm j} = 150 ^{\circ}\text{C}$ <b>LGCR. LEDn</b> = 1	P_6.6.8
Nominal load current 9 mΩ ch. (all channels active)	$I_{L(nom)}$	_	5	_	A	1) $T_{A} = 85 ^{\circ}\text{C}$ $T_{j} < 150 ^{\circ}\text{C}$	P_6.6.15
Nominal load current 27 mΩ ch. (all channels active)	$I_{L(nom)}$	_	3	_	A	$T_{A} = 85 ^{\circ}\text{C}$ $T_{j} < 150 ^{\circ}\text{C}$	P_6.6.16
Output clamp	$V_{DS(CL)}$	42	47	54	V	I <sub>L</sub> = 20 mA	P_6.6.19



Table 7 Electrical Characteristics Power Stages (cont'd)

Parameter	Symbol	Values		Unit	Note / Test Condition	Number	
		Min.	Тур.	Max.			
Output leakage current per channel $T_{\rm j} \le 85^{\circ}{\rm C}$ 9 m $\Omega$ ch.	$I_{L(OFF)}$	-	0.02	1.4	μА	$V_{\text{IN}}$ = 0 V or floating <b>OUT. OUTn</b> = 0 $T_{\text{j}} \le 85^{\circ}\text{C}$ Stand-by or Idle mode	P_6.6.20
Output leakage current per channel $T_j \le 85^{\circ}\text{C}$ 27 m $\Omega$ ch.	$I_{L(OFF)}$	-	0.02	0.5	μА	$V_{\text{IN}}$ = 0 V or floating <b>OUT. OUTn</b> = 0 $T_{\text{j}} \le 85^{\circ}\text{C}$ Stand-by or Idle mode	P_6.6.21
Output leakage current per channel $T_j = 150$ °C 9 m $\Omega$ ch.	$I_{L(OFF)}$	-	6	18	μА	$V_{\rm IN}$ = 0 V or floating <b>0UT. 0UTn</b> = 0 $T_{\rm j}$ = 150°C Stand-by or Idle mode	P_6.6.24
Output leakage current per channel $T_{\rm j}$ = 150°C 27 m $\Omega$ ch.	$I_{L(OFF)}$	_	1.7	6	μA	$V_{\rm IN}$ = 0 V or floating <b>0UT. 0UTn</b> = 0 $T_{\rm j}$ = 150°C Stand-by or Idle mode	P_6.6.25
Input Characteristics		·	•				·
L-input level	$V_{IN(L)}$	-0.3	_	1.0	V	_	P_6.6.28
H-input level	$V_{IN(H)}$	2.6	_	6.0	V	_	P_6.6.29
L-input current	$I_{IN(L)}$	3	27	75	μA	V <sub>IN</sub> = 1.0 V	P_6.6.30
H-input current	$I_{IN(H)}$	7	30	75	μA	V <sub>IN</sub> = 2.6 V	P_6.6.31
Timings			•				·
Turn-ON delay to 10% $V_{\rm S}$ (Logical propagation delay from input INn to output OUTn) 9 m $\Omega$ ch.	t <sub>delay(ON)</sub>	30	75	140	μs	$V_{\rm S}$ = 13.5 V $T_{\rm j}$ = -40 °C	P_6.6.32
Turn-ON delay to 10% $V_{\rm S}$ (Logical propagation delay from input INn to output OUTn) 9 m $\Omega$ ch.	t <sub>delay(ON)</sub>	-	45	_	μs	$V_{\rm S}$ = 13.5 V $T_{\rm j}$ = 25 °C	P_6.6.96
Turn-ON delay to 10% $V_{\rm S}$ (Logical propagation delay from input INn to output OUTn) 9 m $\Omega$ ch.	t <sub>delay(ON)</sub>	15	30	55	μs	$V_{\rm S}$ = 13.5 V $T_{\rm j}$ = 150 °C	P_6.6.97
Turn-ON delay to 10% $V_{\rm S}$ (Logical propagation delay from input INn to output OUTn) 27 m $\Omega$ ch.	t <sub>delay(ON)</sub>	10	30	70	μs	$V_{\rm S}$ = 13.5 V <b>LGCR. LEDn</b> = 0	P_6.6.34



Table 7 Electrical Characteristics Power Stages (cont'd)

Parameter	Symbol	Values		Unit	Note / Test Condition	Number	
		Min.	Тур.	Max.			
Turn-ON delay to 10% $V_{\rm S}$ (Logical propagation delay from input INn to output OUTn) 27 m $\Omega$ ch. in LED mode	t <sub>delay(ON)</sub>	3	10	25	μs	V <sub>S</sub> = 13.5 V <b>LGCR. LEDn</b> = 1	P_6.6.35
Turn-OFF delay to 90% $V_{\rm S}$ (Logical propagation delay from input INn to output OUTn) 9 m $\Omega$ ch.	$t_{ m delay(OFF)}$	20	50	100	μs	V <sub>S</sub> = 13.5 V	P_6.6.39
Turn-OFF delay to 90% $V_{\rm S}$ (Logical propagation delay from input INn to output OUTn) 27 m $\Omega$ ch.	t <sub>delay(OFF)</sub>	10	30	70	μs	$V_{\rm S}$ = 13.5 V <b>LGCR. LEDn</b> = 0	P_6.6.41
Turn-OFF delay to 90% $V_{\rm S}$ (Logical propagation delay from input INn to output OUTn) 27 m $\Omega$ ch. in LED mode	t <sub>delay(OFF)</sub>	3	10	25	μs	$V_{\rm S}$ = 13.5 V <b>LGCR. LEDn</b> = 1	P_6.6.42
Turn-ON time to $90\%$ 9 m $\Omega$ ch.	$t_{ON}$	45	95	170	μs	$V_{\rm S}$ = 13.5 V $T_{\rm j}$ = -40 °C	P_6.6.46
Turn-ON time to 90% $V_{\rm S}$ 9 m $\Omega$ ch.	t <sub>ON</sub>	_	65	_	μs	$V_{\rm S}$ = 13.5 V $T_{\rm j}$ = 25 °C	P_6.6.100
Turn-ON time to 90% $V_{\rm S}$ 9 m $\Omega$ ch.	t <sub>ON</sub>	30	55	90	μs	$V_{\rm S}$ = 13.5 V $T_{\rm j}$ = 150 °C	P_6.6.101
Turn-ON time to 90% $V_{\rm S}$ 27 m $\Omega$ ch.	t <sub>ON</sub>	30	75	180	μs	$V_{\rm S}$ = 13.5 V LGCR. LEDn = 0	P_6.6.48
Turn-ON time to 90% $V_{\rm S}$ 27 m $\Omega$ ch. in LED mode	t <sub>ON</sub>	10	25	55	μs	$V_{\rm S}$ = 13.5 V <b>LGCR. LEDn</b> = 1	P_6.6.49
Turn-OFF time to 10% $V_{\rm S}$ 9 m $\Omega$ ch.	$t_{OFF}$	30	70	120	μs	V <sub>S</sub> = 13.5 V	P_6.6.53
Turn-OFF time to 10% $V_{\rm S}$ 27 m $\Omega$ ch.	$t_{OFF}$	30	85	180	μs	$V_{\rm S}$ = 13.5 V <b>LGCR. LEDn</b> = 0	P_6.6.55
Turn-OFF time to 10% $V_{\rm S}$ 27 m $\Omega$ ch. in LED mode	$t_{OFF}$	10	30	55	μs	$V_{\rm S}$ = 13.5 V <b>LGCR. LEDn</b> = 1	P_6.6.56



**Power Stages** 

Table 7 Electrical Characteristics Power Stages (cont'd)

Parameter	Symbol		Value	s	Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Turn-ON/OFF matching 9 m $\Omega$ ch.	t <sub>ON</sub> - t <sub>OFF</sub>	-20	25	80	μs	$V_{\rm S}$ = 13.5 V $T_{\rm j}$ = -40°C	P_6.6.60
Turn-ON/OFF matching 9 m $\Omega$ ch.	t <sub>ON</sub> - t <sub>OFF</sub>	_	-5	_	μs	$V_{\rm S} = 13.5 \text{ V}$ $T_{\rm j} = 25^{\circ}\text{C}$	P_6.6.61
Turn-ON/OFF matching 9 m $\Omega$ ch.	$t_{ON}$ - $t_{OFF}$	-50	-20	10	μs	$V_{\rm S}$ = 13.5 V $T_{\rm j}$ = 150°C	P_6.6.62
Turn-ON/OFF matching 27 m $\Omega$ ch.	$t_{ON}$ - $t_{OFF}$	-50	-10	30	μs	$V_{\rm S}$ = 13.5 V <b>LGCR. LEDn</b> = 0	P_6.6.66
Turn-ON/OFF matching 27 m $\Omega$ ch. in LED mode	t <sub>ON</sub> - t <sub>OFF</sub>	-25	-5	15	μs	V <sub>S</sub> = 13.5 V <b>LGCR. LEDn</b> = 1	P_6.6.67
Turn-ON slew rate 30% to 70% $V_{\rm S}$ 9 m $\Omega$ ch.	$dV/dt_{ON}$	0.3	0.6	0.9	V/µs	V <sub>S</sub> = 13.5 V	P_6.6.71
Turn-ON slew rate 30% to 70% $V_{\rm S}$ 27 m $\Omega$ ch.	$dV/dt_{ON}$	0.1	0.25	0.5	V/µs	$V_{\rm S}$ = 13.5 V <b>LGCR. LEDn</b> = 0	P_6.6.73
Turn-ON slew rate 30% to 70% $V_{\rm S}$ 27 m $\Omega$ ch. in LED mode	$\mathrm{d}V/\mathrm{d}t_{\mathrm{ON}}$	0.35	0.88	1.75	V/µs	$V_{\rm S}$ = 13.5 V LGCR. LEDn = 1	P_6.6.74
Turn-OFF slew rate 70% to 30% $V_{\rm S}$ 9 m $\Omega$ ch.	$-dV/dt_{OFF}$	0.3	0.6	0.9	V/µs	V <sub>S</sub> = 13.5 V	P_6.6.78
Turn-OFF slew rate 70% to 30% $V_{\rm S}$ 27 m $\Omega$ ch.	$-dV/dt_{ m OFF}$	0.1	0.25	0.5	V/µs	$V_{\rm S}$ = 13.5 V LGCR. LEDn = 0	P_6.6.80
Turn-OFF slew rate 70% to 30% $V_{\rm S}$ 27 m $\Omega$ ch. in LED mode	$-dV/dt_{ m OFF}$	0.35	0.88	1.75	V/µs	$V_{\rm S}$ = 13.5 V <b>LGCR. LEDn</b> = 1	P_6.6.81
External Driver Control				'	•		
L level external driver output voltage	$V_{\rm EDO(L)}$	0	_	0.5	V	I <sub>EDO</sub> = -0.2 mA	P_6.6.85
H level external driver output voltage	$V_{\rm EDO(H)}$	V <sub>DD</sub> - 0.5 V	_	$V_{DD}$	V	$I_{\rm EDO}$ = 0.2 mA $V_{\rm DD}$ = 4.3 V	P_6.6.86
External driver output enable time	$t_{EDO(en)}$	-	-	4	μs	1) C <sub>L</sub> = 50 pF	P_6.6.87
External driver output disable time	$t_{\sf EDO(dis)}$	-	-	4	μs	1) C <sub>L</sub> = 50 pF	P_6.6.88
L level external driver diagnosis enable voltage	$V_{\rm EDD(L)}$	0	-	0.5	V	I <sub>EDD</sub> = -0.2 mA	P_6.6.89
H level external driver diagnosis enable voltage	$V_{\rm EDD(H)}$	V <sub>DD</sub> - 0.5 V	-	$V_{DD}$	V	$I_{\text{EDD}}$ = 0.2 mA $V_{\text{DD}}$ = 4.3 V	P_6.6.90



**Power Stages** 

Table 7 Electrical Characteristics Power Stages (cont'd)

			_	•	•			
Parameter	Symbol		Value	s	Unit	Note / Test Condition	Number	
		Min.	Тур.	Max.				
External driver diagnosis enable enable time	t <sub>EDD(en)</sub>	_	_	4	μs	1) C <sub>L</sub> = 50 pF	P_6.6.91	
External driver diagnosis enable disable time	$t_{EDD(dis)}$	_	_	4	μs	1) C <sub>L</sub> = 50 pF	P_6.6.92	
Output Voltage Drop			'	'	'		-	
Output voltage drop limitation at small load currents All channels	$V_{DS(NL)}$	-	10	25	mV	I <sub>L</sub> = 50 mA <b>LGCR. GBRn</b> = 1	P_6.6.93	

<sup>1)</sup> Not subject to production test, specified by design.

<sup>2)</sup> Tested at  $T_j$  = -40 °C



### 7 Protection Functions

The device provides embedded protective functions, which are designed to prevent IC destruction under fault conditions described in this data sheet. Fault conditions are considered as "outside" normal operating range. Protective functions are neither designed for continuous nor for repetitive operation.

#### 7.1 Over Load Protection

The load current  $I_{\rm L}$  is limited by the device itself in case of over load or short circuit to ground. All channels have 2 steps of current limitation which are selected automatically depending on the voltage  $V_{\rm DS}$  across the power DMOS as show in **Figure 17**. Please note that  $V_{\rm OUT}$  =  $V_{\rm S}$  -  $V_{\rm DS}$ . The current limitation threshold when  $V_{\rm DS}$  = 5 V is taken as reference.

Current limitation to the value  $I_{L(LIM)}$  is realized by increasing the resistance of the output channel, which leads to fast DMOS temperature rise.




Figure 17 Typical Current Limitation variation according to  $V_{
m DS}$  voltage

#### 7.2 Over Temperature Protection

Each channel incorporates both an absolute  $(T_{j(SC)})$  and a dynamic  $(\Delta T_{j(SW)})$  temperature sensor. An increase of junction temperature  $T_j$  above one of the two thresholds  $(T_{j(SC)})$  or  $\Delta T_{j(SW)}$  switches OFF an overheated channel to prevent destruction. Any protective switch OFF deactivates the output until the temperature has reached an acceptable value.

Each protective switch OFF event increments the error counter by one. The number of automatic reactivations is limited by  $n_{\text{retry}}$ . If this number of retries is reached the channel turns OFF and latches OFF.

The error information related to the given channel is available on the Standard Diagnosis and Errors Diagnosis. Executing **HWCR. CTC** =  $1_B$  will clear all thermal counters and errors on all channels. If the channel is active (either **OUT. OUTn** =  $1_B$  or INn = "high" and **DCR. MJX**  $\neq$  111<sub>B</sub>) it is turned on immediately after the SPI command. In addition the execution of the reset command (**HWCR. RST** =  $1_B$ ) will clear the thermal counters.



For the condition  $n < n_{\text{retry}}$  the counter of automatic reactivations is reset by every channel activation if **HWCR. RCR** bit is set to 1. In **Figure 20** the different behavior of retry counters according to **HWCR. RCR** bit value can be seen.

In Limp Home Mode, the thermal counters of the protection functions are only operative if  $V_{\rm DD}$  is provided in the specified range. Otherwise the counters are not active and all channels are in "unlimited restart" mode.

In case of the short circuit to ground, current sense ratio ( $k_{\rm ILIS}$ ) is deactivated as soon as  $V_{\rm DS} > V_{\rm DS(SB)}$  (Switch bypass monitor threshold). Usually a short circuit to ground condition tends to set  $V_{\rm DS} = V_{\rm S}$  therefore in most of the cases no current sensing diagnostic is possible in short circuit.

The error information related to the given channel are available also on Warnings Diagnosis (**ERRn** bits). Refer to **Figure 18** and **Figure 19** for details.

Data Sheet 40 Rev. 2.2, 2016-10-10






Figure 18 Dynamic Temperature Sensor Operations - Short Circuit






Figure 19 Dynamic and Absolute Temperature Sensor Operations - Overload Condition






Figure 20 Different counter reset according to HWCR. RCR bit value

### 7.3 Reverse Polarity Protection

In reverse polarity condition, power dissipation is caused by the intrinsic body diode of each DMOS channel as well as each ESD diode of the logic pins. The reverse current through the channels has to be limited by the connected loads. The current through ground pin GND, sense pin IS, logic power supply pin VDD, SPI pins, input pins, external driver pins and Limp Home Input pin has to be limited as well (please refer to the maximum ratings listed on **Chapter 4.1**).

Note: No protection mechanism like temperature protection or current limitation is active during reverse polarity.

### 7.4 Over Voltage Protection

In the case of supply voltages between  $V_{S(SC)max}$  and  $V_{S(AZ)}$  the output transistors are still operational and follow the input or the **OUT** register. Parameters are not warranted and lifetime is reduced compared to nominal voltage supply.

In addition to the output clamp for inductive loads as described in **Chapter 6.4.3**, there is a clamp mechanism available for over voltage protection for the logic and all channels.

#### 7.5 Loss of Ground

In case of complete loss of the device ground connection, but loads connected to ground, the BTS54220-LBE securely changes to or stays in OFF-state. Please refer to **Chapter 10** where an application setup is described.

#### 7.6 Loss of $V_{\rm S}$

In case of loss of  $V_{\rm S}$  connection in ON-state, all inductances of the loads have to be demagnetized through the ground connection or through an additional path from  $V_{\rm S}$  to ground. For example, a suppressor diode is recommended between  $V_{\rm S}$  and GND.



#### 7.7 **Electrical Characteristics**

Unless otherwise specified:  $V_{\rm S}$  = 7 V to 18 V,  $V_{\rm DD}$  = 3.8 V to 5.5 V,  $T_{\rm j}$  = -40 °C to +150 °C typical values:  $V_{\rm S}$  = 13.5 V,  $V_{\rm DD}$  = 4.3 V,  $T_{\rm j}$  = 25 °C

Typical resistive loads connected to the outputs (unless otherwise specified):

9 m $\Omega$  channels:  $R_{\rm L}$  = 2.2  $\Omega$ 

27 mΩ channels:  $R_{\rm L}$  = 6.8 Ω (33 Ω when **LGCR. LEDn** = "1")

Table 8 **Electrical Characteristics Protection Functions** 

Parameter	Symbol		Value	S	Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Over Load Protection		•		'	-		
Load current limitation 9 mΩ ch.	$I_{L(LIM)}$	63	82	99	А	1) $V_{\rm DS}$ = 5 V	P_7.7.1
Load current limitation 9 mΩ ch.	$I_{L(LIM)}$	_	41	_	А	1) V <sub>DS</sub> = 26 V	P_7.7.2
Load current limitation 27 mΩ ch.	$I_{L(LIM)}$	30	42	56	A	$V_{\rm DS} = 5 \text{ V}$ <b>LGCR. LEDn</b> = 0	P_7.7.5
Load current limitation 27 mΩ ch.	$I_{L(LIM)}$	-	21	-	A	$V_{\rm DS} = 26 \text{ V}$ <b>LGCR. LEDn</b> = 0	P_7.7.6
Load current limitation 27 mΩ ch. in LED mode	$I_{L(LIM)}$	9.5	12	17	А	$V_{\rm DS}$ = 5 V $T_{\rm j}$ = -40 °C <b>LGCR. LEDn</b> = 1	P_7.7.7
Load current limitation 27 mΩ ch. in LED mode	$I_{L(LIM)}$	-	5	-	A	$V_{\rm DS} = 26 \text{ V}$ <b>LGCR. LEDn</b> = 1	P_7.7.8
Over Temperature Prote	ection			·			
Thermal shut down temperature	$T_{\rm j(SC)}$	150	170	200	°C	1)	P_7.7.14
Thermal hysteresis of thermal shutdown	$\Delta T_{\rm j(SC)}$	_	20	_	K	1)	P_7.7.15
Dynamic temperature increase limitation while switching	$\Delta T_{\rm j(SW)}$	_	80	-	K	1)	P_7.7.16
Number of automatic retries at dynamic temperature sensor or over temperature shut down	n <sub>retry</sub>	_	8	9		1)	P_7.7.17
Reverse Polarity							
Drain source diode voltage during reverse polarity 9 mΩ ch.	$V_{\mathrm{DS(REV)}}$	400	600	740	mV	$I_{\rm L} = I_{\rm L(nom)} =$ P_6.6.15 $T_{\rm j} = 150~{\rm ^{\circ}C}$	P_7.7.18



 Table 8
 Electrical Characteristics Protection Functions (cont'd)

Parameter	Symbol		Value	s	Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Drain source diode voltage during reverse polarity 27 mΩ ch.	$V_{\mathrm{DS(REV)}}$	400	650	800	mV	$I_{L} = I_{L(nom)} =$ P_6.6.16 $T_{j} = 150 \text{ °C}$	P_7.7.19
Over Voltage			·	·			
Overvoltage protection	$V_{S(AZ)}$	42	47	54	V	$I_{\rm S}$ = 4 mA	P_7.7.22

<sup>1)</sup> Not subject to production test, specified by design.



## 8 Diagnosis

For diagnosis purpose, the BTS54220-LBE provides a current sense signal at pin IS and a diagnosis word via SPI. There is a current sense multiplexer implemented that is controlled via SPI. The sense signal can also be disabled by SPI command. A switch bypass monitor allows to detect a short circuit between the output pin and the battery voltage.

Please refer to Figure 21 for details.




Figure 21 Block Diagram: Diagnosis

For diagnosis feedback at different operation modes, please see Table 9.



Table 9 Operation Modes 1)

Operation Mode	Input Level OUT. OUTn	Output Level $V_{\text{OUT}}$	Current Sense $I_{\rm IS}$	Error Flag ERR_COUNTERn <sup>2)</sup>	Warning Flag ERRn <sup>3)</sup>	DCR. SBM bit
Normal Operation (Channel OFF)	L/0	GND	Z	0	0	1
Short Circuit to GND	(OFF-state)	GND	Z	0	0	1
Thermal shut down		Z	Z	0 <sup>2)</sup>	02)	Х
Short Circuit to $V_{\rm S}$		$V_{S}$	Z	0	0	0
Open Load		Z	Z	0	0	Х
	•	1			•	
Normal Operation (Channel ON)	H / 1	~V <sub>S</sub>	$I_{\rm L}$ / $k_{\rm ILIS}$	0	0	0
Current Limitation	(ON-state)	< V <sub>S</sub>	Z	0	0	Х
Dynamic or Absolute Thermal Limitation → Channel switched OFF		Z	Z	0	1	Х
Dynamic or Absolute Thermal Limitation $n_{\text{retry}}$ reached $\rightarrow$ Channel latched OFF		Z	Z	1 <sup>2)</sup>	1	Х
Short Circuit to GND		~GND	Z	0	0	1
Short Circuit to $V_{\rm S}$		$V_{S}$	$< I_{\rm L} / k_{\rm ILIS}$	0	0	0
Open Load		$V_{S}$	Z	0	0	0

L = "low" level, H = "high" level, Z = high impedance, potential depends on leakage currents and external circuit.
 X = undefined

### 8.1 Diagnosis Word at SPI

Diagnostic information about the status of each channel is provided through SPI. In the Standard Diagnosis the **ERR\_MUX** bit reports if there is a channel which had already enough restarts to reach the maximum allowed number of retries  $n_{\text{retry}}$  (P\_7.7.17). If 2 or more channels are latched OFF due to that, **ERR\_MUX** bits aren't enough to identify which channels are OFF. In such cases, it is possible to get an overview channel by channel using **ERR\_COUNTERn** bits in Errors Diagnosis (see **Chapter 9.6.2**)

It is possible to check if one or more channels had some retries during switching ON, although the limit of  $n_{\text{retry}}$  was not reached. An overview channel by channel of thermal counter status is available using **ERRn** bits in Warnings Diagnosis (see **Chapter 9.6.3**).

For both **ERR\_COUNTERn** and **ERRn** the information on channel n is given at bit n-1 (e.g. bit 0 indicates status of channel 1).

<sup>2)</sup> The over temperature flag is set latched and can be cleared by setting HWCR. CTC = 1<sub>B</sub>.

<sup>3)</sup> The warning flags are latched until they are reset (see HWCR. RCR description).



### 8.2 Load Current Sense Diagnosis

There is a current sense signal available at pin IS which provides a current proportional to the load current of one selected channel. The selection is done by a multiplexer which is configured via SPI.

#### 8.2.1 Current Sense Signal

The current sense signal (ratio  $k_{\rm ILIS} = I_{\rm L} / I_{\rm S}$ ) is provided during ON-state as long as no failure mode occurs. For dedicated channels the ratio  $k_{\rm ILIS}$  can be adjusted to the load type (LED or bulb) via SPI register **LGCR**. The accuracy of the ratio  $k_{\rm ILIS}$  depends on the load current and temperature. Usually a resistor  $R_{\rm IS}$  is connected to the current sense pin. It is recommended to use resistors 1.5 k $\Omega$  <  $R_{\rm IS}$  < 5 k $\Omega$ . A typical value is 2.7 k $\Omega$ .

The current sense signal of a channel is not active when the channel is OFF or when the protection functions (current limitation, over temperature or dynamic temperature sensors) are active. If the maximum number of automatic reactivations  $n_{\text{retry}}$  is reached ( $n = n_{\text{retry}}$ ), the current sense signal of the affected channel is deactivated until the reset of the counters by setting **HWCR. CTC** bit to 1.

Details about timings between the current sense signal  $I_{\rm IS}$  and the output voltage  $V_{\rm OUT}$  and the load current  $I_{\rm L}$  can be found in **Figure 22**.




Figure 22 Current Sense Signal Timings

### 8.2.2 Current Sense Multiplexer

There is a current sense multiplexer implemented in the BTS54220-LBE that routes the sense current of the selected channel to the diagnosis pin IS. The channel is selected via SPI register DCR. MUX. The sense current can also be disabled by SPI register DCR. MUX. For details on timing of the current sense multiplexer, please refer to Figure 23.






Figure 23 Current Sense Multiplexer Timings

### 8.2.3 Open Load at ON Diagnosis

If a channel is ON in Open Load condition, a small current can still flow, for example because of humidity. The parameter  $I_{\text{L(OL)}}$  gives the threshold of recognition for such leakage current. If the voltage measured at the sense resistor  $R_{\text{SENSE}}$  corresponds to a current  $I_{\text{IS(OL)}}$  (4  $\mu$ A), then the current flowing at the output in ON state is within the limits given by  $I_{\text{L(OL)}}$ . Figure 24 shows the sense current behavior once a channel in Open Load at ON condition is selected with the sense current multiplexer. The red curve show a typical product curve. The blue line shows the ideal  $k_{\text{ILIS}}$  ratio.




Figure 24 Current Sense Ratio in Open Load at ON condition

### 8.3 Switch Bypass Monitor Diagnosis

To detect short circuit to  $V_{\rm S}$ , there is a switch bypass monitor implemented. In case of short circuit between the output pin OUT and VS in ON-state, the current flows through the power transistor as well as through the short circuit (bypass) with undefined share between the two. As a result, the current sense signal shows lower values than expected by the load current. In OFF-state, the output voltage remains close to  $V_{\rm S}$  potential which leads to a small  $V_{\rm DS}$ .

The switch bypass monitor compares the threshold  $V_{\rm DS(SB)}$  with the voltage  $V_{\rm DS}$  across the power transistor of that channel which is selected by the current sense multiplexer (**DCR. MJX**). The result of the comparison can be read in SPI register **DCR. SBM** 



### 8.4 Gate Back Regulation

To increase the current sense accuracy, the Gate Back Regulation (GBR) function is implemented. This function monitors the  $V_{\rm DS}$  voltage at the output and if the value is equal to or lower than  $V_{\rm DS(NL)}$  the output DMOS gate is partially discharged. This increases output DMOS resistance so that  $V_{\rm DS} = V_{\rm DS(NL)}$  even for very small output currents. The  $V_{\rm DS}$  increase allows the current sensing circuitry to work with better accuracy, providing tighter  $k_{\rm ILIS}$  values for output currents in the low range.

This function is active by default (LGCR. GBRn bits set to "1" after a reset). According to output current, GBR function can be left active or disabled. Even if left active, Gate Back Regulation circuitry may not be working because the measured  $V_{\rm DS}$  is bigger than  $V_{\rm DS(NL)}$  (depending on output current, junction temperature, output DMOS resistance).

Due to production and temperature variations, GBR circuitry can affect klLIS performance in negative way for some output current values. For this reason, **Table 10** and **Table 11** indicate for which output currents it is necessary to deactivate GBR (setting the corresponding **LGCR. GBRn** bit to "0") to reach the desired current accuracy. If no indication is given, then the GBR function is assumed to be enabled (**LGCR. GBRn** bit set to "1"). It is recommended to keep GBR circuitry enabled for Open Load at ON diagnosis.

The circuitry that controls GBR function can be deactivated with the following SPI command sequence:

- SWCR. SWR = 1 (SPI command:  $11001100_B$ )
- LGCR. GBRn = 0 (SPI command: 1101aaaa<sub>B</sub> where "aaaa"<sub>B</sub> is the new value for LGCR. GBRn bits)
- (optional but recommended: SWCR. SWR = 0 (SPI command: 11000100<sub>B</sub>)

Refer to Chapter 9.7 for more details.



#### 8.5 Electrical Characteristics

Unless otherwise specified:  $V_{\rm S}$  = 7 V to 18 V,  $V_{\rm DD}$  = 3.8 V to 5.5 V,  $T_{\rm j}$  = -40 °C to +150 °C

Typical values:  $V_{\rm S}$  = 13.5 V,  $V_{\rm DD}$ = 4.3 V,  $T_{\rm i}$  = 25 °C

Typical resistive loads connected to the outputs (unless otherwise specified):

9 m $\Omega$  channels:  $R_L$  = 2.2  $\Omega$ 

27 mΩ channels:  $R_L$  = 6.8 Ω (33 Ω when **LGCR. LEDn** = "1")

Measurement setup used for  $k_{ILIS}$  (unless otherwise specified):

Channel 1, 4: when  $I_{\rm L} \le 1.3$  A both channels are ON at the same time with equal  $I_{\rm L}$ , channels 2, 3 have  $I_{\rm L} = 0$  Channel 2, 3: when  $I_{\rm L} \le 1.3$  A both channels are ON at the same time with equal  $I_{\rm L}$ , channels 1, 4 have  $I_{\rm L} = 0$ 

When  $I_L \ge 2.0$  A only the measured channel is ON, all other channels have  $I_L = 0$ 

Table 10 Electrical Characteristics Diagnosis  $k_{LIS}$  9 m $\Omega$  ch.

Parameter	Symbol		Values	S	Unit	Note /	Number	
		Min.	Min. Typ. Max.			<b>Test Condition</b>		
Current sense ratio $I_{L04}$ = 450 mA	k <sub>ILIS04</sub>	-67 %	4500	+142 %		-	P_8.5.5	
Current sense ratio $I_{L05}$ = 600 mA	k <sub>ILIS05</sub>	-56 %	4500	+56 %		-	P_8.5.6	
Current sense ratio $I_{L07}$ = 1.3 A	k <sub>ILIS07</sub>	-33 %	4500	+41 %		LGCR. GBRn = 0	P_8.5.8	
Current sense ratio $I_{L09}$ = 2.6 A	k <sub>ILIS09</sub>	-18 %	4500	+18 %		LGCR. GBRn = 0	P_8.5.10	
Current sense ratio $I_{L10}$ = 4 A	k <sub>ILIS10</sub>	-15 %	4500	+15 %		-	P_8.5.11	
Current sense ratio $I_{L11} = 7.5 \text{ A}$	k <sub>ILIS11</sub>	-11 %	4500	+11 %		-	P_8.5.12	

Table 11 Electrical Characteristics Diagnosis  $k_{LIS}$  27 m $\Omega$  ch.

Parameter	Symbol		Values	6	Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Current Sense Ratio S $27 \text{ m}\Omega$ ch.	Signal in the N	lominal A	rea, Stable	Load Curr	ent Con	dition	
Current sense ratio $I_{L03}$ = 300 mA	k <sub>ILIS03</sub>	-42 %	2000	+42 %		_	P_8.5.28
Current sense ratio $I_{L05}$ = 600 mA	k <sub>ILIS05</sub>	-33 %	2000	+33 %		-	P_8.5.30
Current sense ratio $I_{L07}$ = 1.3 A	k <sub>ILIS07</sub>	-21 %	2000	+21 %		-	P_8.5.32
Current sense ratio $I_{L09}$ = 2.6 A	k <sub>ILIS09</sub>	-12 %	2000	+12 %		-	P_8.5.34
Current sense ratio $I_{L10}$ = 4 A	k <sub>ILIS10</sub>	-11 %	2000	+11 %		_	P_8.5.35



Table 11 Electrical Characteristics Diagnosis  $\emph{\textbf{k}}_{\text{ILIS}}$  27 m $\Omega$  ch. (cont'd)

Parameter	Symbol		Value	S	Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Current Sense Ratio S 27 m $\Omega$ ch. in LED mod	•	lominal A	rea, Stable	Load Curr	ent Con	dition	
Current sense ratio $I_{L00}$ = 20 mA	k <sub>ILIS00</sub>	-52 %	620	+52 %		_	P_8.5.37
Current sense ratio $I_{L02}$ = 150 mA	k <sub>ILIS02</sub>	-33 %	570	+33 %		_	P_8.5.39
Current sense ratio $I_{L03}$ = 300 mA	k <sub>ILIS03</sub>	-25 %	570	+25 %		LGCR. GBRn = 0	P_8.5.40
Current sense ratio $I_{L05}$ = 600 mA	k <sub>ILIS05</sub>	-14 %	570	+14 %		-	P_8.5.42
Current sense ratio $I_{L06}$ = 1 A	k <sub>ILIS06</sub>	-11 %	570	+11 %		-	P_8.5.43

**Table 12** Electrical Characteristics Diagnosis

Parameter	Symbol		Value	s	Unit	Note /	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Sense pin maximum voltage	$V_{IS(AZ)}$	42	47	54	V	I <sub>IS</sub> = 5 mA	P_8.5.75
Current Sense Drift Over	Current ar	nd Tempe	erature per	Device		-	
Current sense drift over current and temperature per device $9 \text{ m}\Omega$ ch.	$\Delta k_{ILIS(T)}$	-10	_	10	%	$k_{\rm ILIS11}$ versus $k_{\rm ILIS09}$	P_8.5.76
Current sense drift over current and temperature per device $27 \text{ m}\Omega$ ch.	$\Delta k_{ILIS(T)}$	-8	_	8	%	$k_{\rm ILIS09}$ versus $k_{\rm ILIS07}$ LGCR. LEDn = 0	P_8.5.77
Current sense drift over current and temperature per device $27 \text{ m}\Omega$ ch. in LED mode	$\Delta k_{ILIS(T)}$	-9.5	_	9.5	%	$k_{\rm ILIS05}$ versus $k_{\rm ILIS03}$ LGCR. LEDn = 1	P_8.5.78



Table 12 Electrical Characteristics Diagnosis (cont'd)

Parameter	Symbol		Values	<b>1</b>	Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Current Sense Drift of Unone channel with $I_{L(IC)} = -DCR.MUX \neq <111, 110>$ and	$I_{\rm Ln}$ , all oth	er channe	els with $I_{\!\scriptscriptstyle  m L_{\!\scriptscriptstyle I}}$	n			
Current sense drift of unaffected channels during inverse current of one channel	$\Delta k_{\rm ILIS(IC)}$	-20	-	20	%	$I_{L1} = 7.5 \text{ A}$ $I_{L2} = 2.6 \text{ A}$ $I_{L3} = 2.6 \text{ A}$ $I_{L4} = 7.5 \text{ A}$	P_8.5.83
Sense Pin - Currents							
Maximum steady state current sense output current 9 mΩ ch.	$I_{IS(MAX)}$	4.5	_	15	mA	$V_{\rm IS} = 0 \text{ V}$ $V_{\rm S} \ge 8 \text{ V}$	P_8.5.86
Maximum steady state current sense output current $27 \text{ m}\Omega$ ch.	$I_{IS(MAX)}$	3.8	_	15	mA	$V_{\rm IS} = 0 \text{ V}$ $V_{\rm S} \ge 8 \text{ V}$	P_8.5.87
Current sense leakage / offset current	$I_{IS(en)}$	_	-	1	μΑ	1) $T_{\rm j} \le 85  ^{\circ}{\rm C}$ $I_{\rm L} = 0  {\rm mA}$ <b>DCR. MUX</b> $\ne$ <111,110> <sub>B</sub>	P_8.5.118
Current sense leakage / offset current	$I_{IS(en)}$	_	_	3.2	μΑ	$T_{\rm J} = 150~{\rm ^{\circ}C}$ $I_{\rm L} = 0~{\rm mA}$ <b>DCR. MUX</b> $\neq$ <111,110> <sub>B</sub>	P_8.5.90
Open load detection threshold in ON state 9 mΩ ch.	$I_{L(OL)}$	-	-	48.5	mA	$I_{\rm IS(OL)}$ = 4 $\mu$ A	P_8.5.91
Open load detection threshold in ON state 27 m $\Omega$ ch.	$I_{L(OL)}$	-	_	21.5	mA	$I_{\rm IS(OL)}$ = 4 $\mu$ A LGCR. LEDn = 0	P_8.5.93
Open load detection threshold in ON state 27 m $\Omega$ ch. in LED mode	$I_{L(OL)}$	_	_	7.5	mA	$I_{\rm IS(OL)}$ = 4 $\mu$ A LGCR. LEDn = 1	P_8.5.94
Current sense leakage, while diagnosis disabled	$I_{IS(dis)}$	_	0.01	1	μΑ	$I_{L2} = 2.6 \text{ A}$ DCR. MUX = 110 <sub>B</sub>	P_8.5.98
Sense Pin - Timings							
Current sense settling time after channel activation 9 m $\Omega$ ch.	$t_{\sf sIS(ON)}$	_	_	250	μs	$V_{\rm S}$ = 13.5 V $R_{\rm IS}$ = 2.7 k $\Omega$	P_8.5.99
Current sense settling time after channel activation 27 m $\Omega$ ch.	$t_{\sf sIS(ON)}$	_	-	250	μs	$V_{\rm S}$ = 13.5 V $R_{\rm IS}$ = 2.7 k $\Omega$ <b>LGCR. LEDn</b> = 0	P_8.5.101



Table 12 Electrical Characteristics Diagnosis (cont'd)

Parameter	Symbol		Value	s	Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Current sense settling time after channel activation $27 \text{ m}\Omega$ ch. in LED mode	$t_{\sf sIS(ON)}$	-	-	100	μs	$V_{\rm S}$ = 13.5 V $R_{\rm IS}$ = 2.7 k $\Omega$ <b>LGCR. LEDn</b> = 1	P_8.5.102
Current sense desettling time after channel deactivation	$t_{\sf dIS(OFF)}$	-	_	25	μs	$V_{\rm S} = 13.5 \text{ V}$ $R_{\rm IS} = 2.7 \text{ k}\Omega$	P_8.5.106
Current sense settling time after change of load current 9 m $\Omega$ ch.	$t_{\rm sIS(LC)}$	_	-	25	μs	$I_{\rm L}$ = 4 A to 2.6 A $V_{\rm S}$ = 13.5 V $R_{\rm IS}$ = 2.7 k $\Omega$	P_8.5.107
Current sense settling time after change of load current 27 m $\Omega$ ch.	$t_{\sf sIS(LC)}$	_	_	25	μs	$I_{L}$ = 2.6 A to 1.3 A $V_{S}$ = 13.5 V $R_{IS}$ = 2.7 kΩ <b>LGCR. LEDn</b> = 0	P_8.5.109
Current sense settling time after change of load current 27 mΩ ch. in LED mode	$t_{\rm sIS(LC)}$	_	-	25	μs	$I_{L}$ = 1.3 A to 0.6 A $V_{S}$ = 13.5 V $R_{IS}$ = 2.7 kΩ <b>LGCR. LEDn</b> = 1	P_8.5.110
Current sense settling time after current sense activation	t <sub>sIS(EN)</sub>	_	-	25	μs	$R_{\rm IS}$ = 2.7 k $\Omega$ $I_{\rm L2}$ = 2.6 A DCR. MUX: 110 <sub>B</sub> $\rightarrow$ 001 <sub>B</sub>	P_8.5.114
Current sense settling time after multiplexer channel change	t <sub>sIS(MUX)</sub>	_	-	25	μs	$R_{\rm IS} = 2.7 \text{ k}\Omega$ $I_{\rm L2} = 2.6 \text{ A}$ $I_{\rm L3} = 4 \text{ A}$ DCR. MUX: $001_{\rm B} \rightarrow 010_{\rm B}$	P_8.5.115
Current sense deactivation time	$t_{\sf dIS(MUX)}$	-	-	25	μs	1) $R_{IS} = 2.7 \text{ k}\Omega$ DCR. MUX: $010_B \rightarrow 110_B$	P_8.5.116
Switch Bypass Monitor							
Switch bypass monitor threshold	$V_{DS(SB)}$	1.5	3.3	4.5	V	OFF state	P_8.5.117

<sup>1)</sup> Not subject to production test, specified by design.



## 9 Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) is a full duplex synchronous serial slave interface, which uses four lines: SO, SI, SCLK and CS. Data is transferred by the lines SI and SO at the rate given by SCLK. The falling edge of CS indicates the beginning of an access. Data is sampled in on line SI at the falling edge of SCLK and shifted out on line SO at the rising edge of SCLK. Each access must be terminated by a rising edge of CS. A modulo 8 counter ensures that data is taken only when a multiple of 8 bit has been transferred. The interface provides daisy chain capability with 8-bit SPI devices.




Figure 25 Serial Peripheral Interface

### 9.1 SPI Signal Description

#### **CS - Chip Select**

The system micro controller selects the BTS54220-LBE by means of the CS pin. Whenever the pin is in "low" state, data transfer can take place. When CS is in "high" state, any signals at the SCLK and SI pins are ignored and SO is forced into a high impedance state.

#### CS "high" to "low" Transition

- · The requested information is transferred into the shift register.
- SO changes from high impedance state to "high" or "low" state depending on the signal level at pin SI.




Figure 26 Combinatorial Logic for TER Flag



#### CS "low" to "high" Transition

- Command decoding is only done, when after the falling edge of CS exactly a multiple (1, 2, 3, ...) of eight SCLK signals have been detected. In case of faulty transmission, the transmission error flag (TER) is set and the command is ignored.
- Data from shift register is transferred into the addressed register.

#### SCLK - Serial Clock

This input pin clocks the internal shift register. The serial input (SI) transfers data into the shift register on the falling edge of SCLK while the serial output (SO) shifts diagnostic information out on the rising edge of the serial clock. It is essential that the SCLK pin is in "low" state whenever chip select CS makes any transition, otherwise the command may be not accepted.

#### SI - Serial Input

Serial input data bits are shift-in at this pin, the most significant bit first. SI information is read on the falling edge of SCLK. The input data consists of two parts, control bits followed by data bits. Please refer to **Chapter 9.5** for further information.

#### **SO Serial Output**

Data is shifted out serially at this pin, the most significant bit first. SO is in high impedance state until the CS pin goes to "low" state. New data will appear at the SO pin following the rising edge of SCLK.

Please refer to Chapter 9.5 for further information.

### 9.2 Daisy Chain Capability

The SPI of BTS54220-LBE provides daisy chain capability. In this configuration several devices are activated by the same CS signal MCS. The SI line of one device is connected with the SO line of another device (see Figure 27), in order to build a chain. The end of the chain is connected to the output and input of the master device, MO and MI respectively. The master device provides the master clock MCLK which is connected to the SCLK line of each device in the chain.




Figure 27 Daisy Chain Configuration

In the SPI block of each device, there is one shift register where each bit from SI line is shifted in each SCLK. The bit shifted out occurs at the SO pin. After eight SCLK cycles, the data transfer for one device is finished. In single chip configuration, the CS line must turn "high" to make the device acknowledge the transferred data. In daisy chain configuration, the data shifted out at device 1 has been shifted in to device 2. When using three devices in daisy chain, three times 8 bits have to be shifted through the devices. After that, the MCS line must turn "high" (see Figure 28).






Figure 28 Data Transfer in Daisy Chain Configuration

## 9.3 Timing Diagrams




Figure 29 Timing Diagram SPI Access



### 9.4 Electrical Characteristics

Unless otherwise specified:  $V_{\rm S}$  = 7 V to 18 V,  $T_{\rm j}$  = -40 °C to +150 °C,  $V_{\rm DD}$  = 3.8 V to 5.5 V Typical values:  $V_{\rm S}$  = 13.5 V,  $T_{\rm j}$  = 25 °C,  $V_{\rm DD}$  = 4.3 V

Table 13 Electrical Characteristics Serial Peripheral Interface (SPI)

Symbol		Values	3	Unit	Note /	Number
	Min.	Тур.	Max.		Test Condition	
, SI) - L Lev	el of pir	1		'	•	•
$V_{CS(L)}$	-0.3	_	1.0	V	V <sub>DD</sub> = 4.3 V	P_9.4.1
	-0.3	_	1.0	V	V <sub>DD</sub> = 4.3 V	P_9.4.2
$V_{\rm SI(L)}$	-0.3	_	1.0	V	V <sub>DD</sub> = 4.3 V	P_9.4.3
, SI) - H Lev	vel of pir	1		'	•	•
$V_{\rm CS(H)}$	2.6	_	$V_{DD}$	V	V <sub>DD</sub> = 4.3 V	P_9.4.4
	2.6	_	$V_{DD}$	V	V <sub>DD</sub> = 4.3 V	P_9.4.5
$V_{\rm SI(H)}$	2.6	_	$V_{DD}$	V	V <sub>DD</sub> = 4.3 V	P_9.4.6
-I <sub>CS(L)</sub>	7	30	75	μA	$V_{\rm DD}$ = 4.3 V $V_{\rm CS}$ = 1.0 V	P_9.4.7
-I <sub>CS(H)</sub>	3	27	75	μA	$V_{\rm DD}$ = 4.3 V $V_{\rm CS}$ = 2.6 V	P_9.4.8
1	•				•	
$I_{\mathrm{SCLK}(L)}$	3	27	75	μΑ	$V_{\rm SCLK}$ = 1.0 V $V_{\rm DD}$ = 4.3 V	P_9.4.9
$I_{\rm SI(L)}$	3	27	75	μΑ	$V_{\rm SI}$ = 1.0 V $V_{\rm DD}$ = 4.3 V	P_9.4.10
n			_		•	
$I_{\rm SCLK(H)}$	7	30	75	μΑ	$V_{\rm SCLK}$ = 2.6 V $V_{\rm DD}$ = 4.3 V	P_9.4.11
$I_{\rm SI(H)}$	7	30	75	μΑ	$V_{\rm SI}$ = 2.6 V $V_{\rm DD}$ = 4.3 V	P_9.4.12
	-		'	<b>"</b>	1	
$V_{SO(L)}$	0	_	0.5	V	$I_{SO}$ = -0.5 mA	P_9.4.13
$V_{\rm SO(H)}$	V <sub>DD</sub> - 0.5 V	_	$V_{DD}$	V	$I_{\rm SO}$ = 0.5 mA $V_{\rm DD}$ = 4.3 V	P_9.4.14
$I_{\mathrm{SO}(\mathrm{OFF})}$	-1	_	1	μΑ	$V_{\text{CS}} = V_{\text{DD}}$ $V_{\text{SO}} = 0 \text{ V}$ $V_{\text{SO}} = V_{\text{DD}}$	P_9.4.15
•	•			1		•
$t_{\mathrm{CS(lead)}}$	200	-	_	ns	_1)	P_9.4.16
$t_{\mathrm{CS}(\mathrm{lag})}$	200	-	-	ns	_1)	P_9.4.17
$t_{\rm CS(td)}$	1	_	-	μs	_1)	P_9.4.18
	$\begin{array}{c c} I, & \text{SI} \} - \text{L Lev} \\ \hline V_{\text{CS(L)}} \\ \hline V_{\text{SCLK(L)}} \\ \hline V_{\text{SCLK(L)}} \\ \hline V_{\text{SI(L)}} \\ \hline I, & \text{SI} \} - \text{H Lev} \\ \hline V_{\text{CS(H)}} \\ \hline V_{\text{CS(H)}} \\ \hline V_{\text{SCLK(H)}} \\ \hline -I_{\text{CS(L)}} \\ \hline -I_{\text{CS(L)}} \\ \hline I_{\text{SI(H)}} \\ \hline \\ I_{\text{SCLK(H)}} \\ \hline I_{\text{SI(L)}} \\ \hline \\ I_{\text{SO(L)}} \\ \hline I_{\text{SO(L)}} \\ \hline V_{\text{SO(L)}} \\ \hline V_{\text{SO(H)}} \\ \hline I_{\text{SO(OFF)}} \\ \hline \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{ c c c c c }\hline & Min. & Typ. & Max. \\\hline & V_{CS(L)} & -0.3 & - & 1.0 & V\\\hline & V_{SCLK(L)} & -0.3 & - & 1.0 & V\\\hline & V_{SI(L)} & -0.3 & - & 1.0 & V\\\hline & V_{SI(L)} & -0.3 & - & 1.0 & V\\\hline & V_{SI(L)} & -0.3 & - & 1.0 & V\\\hline & V_{SI(L)} & -0.3 & - & 1.0 & V\\\hline & V_{SI(L)} & 2.6 & - & V_{DD} & V\\\hline & V_{SCLK(H)} & 2.6 & - & V_{DD} & V\\\hline & V_{SI(H)} & 2.6 & - & V_{DD} & V\\\hline & -I_{CS(L)} & 7 & 30 & 75 & \mu A\\\hline & -I_{CS(L)} & 3 & 27 & 75 & \mu A\\\hline & I_{SCLK(L)} & 3 & 27 & 75 & \mu A\\\hline & I_{SI(L)} & 3 & 27 & 75 & \mu A\\\hline & I_{SI(L)} & 3 & 27 & 75 & \mu A\\\hline & I_{SI(L)} & 7 & 30 & 75 & \mu A\\\hline & I_{SCLK(H)} & 7 & 30 & 75 & \mu A\\\hline & I_{SO(L)} & 0 & - & 0.5 & V\\\hline & V_{SO(H)} & V_{DD} - & & V_{DD} & V\\\hline & I_{SO(OFF)} & -1 & - & 1 & \mu A\\\hline & I_{CS(lead)} & 200 & - & - & ns\\\hline & I_{CS(lag)} & 200 & - & - & ns\\\hline \end{array}$	$ \begin{array}{ c c c c c c } \hline & Min. & Typ. & Max. \\ \hline & V_{CS(L)} & -0.3 & - & 1.0 & V & V_{DD} = 4.3 \ V & V_{SCLK(L)} & -0.3 & - & 1.0 & V & V_{DD} = 4.3 \ V & V_{SCLK(L)} & -0.3 & - & 1.0 & V & V_{DD} = 4.3 \ V & V_{SCLK(L)} & -0.3 & - & 1.0 & V & V_{DD} = 4.3 \ V & V_{SCLK(H)} & -0.3 & - & 1.0 & V & V_{DD} = 4.3 \ V & V_{SCLK(H)} & 2.6 & - & V_{DD} & V & V_{DD} = 4.3 \ V & V_{SCLK(H)} & 2.6 & - & V_{DD} & V & V_{DD} = 4.3 \ V & V_{SCLK(H)} & 2.6 & - & V_{DD} & V & V_{DD} = 4.3 \ V & V_{CS} = 1.0 \ V & V_{CS} = 2.6 \ V & V_{CS} = 2.6 \ V & V_{DD} = 4.3 \ V & V_{CS} = 2.6 \ V & V_{DD} = 4.3 \ V & V_{CS} = 2.6 \ V & V_{DD} = 4.3 \ V & V_{CS} = 2.6 \ V & V_{DD} = 4.3 \ V & V_{$



Table 13 Electrical Characteristics Serial Peripheral Interface (SPI) (cont'd)

Parameter	Symbol		Value	s	Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Output enable time (falling CS to SO valid)	t <sub>SO(en)</sub>	_	_	1	μs	1) C <sub>L</sub> = 50 pF	P_9.4.19
Output disable time (rising CS to SO tristate)	$t_{\rm SO(dis)}$	-	_	1	μs	1) C <sub>L</sub> = 50 pF	P_9.4.20
Serial clock frequency	$f_{\sf SCLK}$	0	_	3	MHz	_1)	P_9.4.22
Serial clock period	$t_{\rm SCLK(P)}$	333	_	_	ns	_1)	P_9.4.24
Serial clock "high" time	t <sub>SCLK(H)</sub>	150	_	_	ns	_1)	P_9.4.26
Serial clock "low" time	$t_{\rm SCLK(L)}$	150	_	_	ns	_1)	P_9.4.28
Data setup time (required time SI to falling SCLK)	$t_{\rm SI(su)}$	65	_	_	ns	_1)	P_9.4.30
Data hold time (falling SCLK to SI)	$t_{\rm SI(h)}$	65	_	_	ns	_1)	P_9.4.32
Output data valid time with capacitive load	t <sub>SO(v)</sub>	-	-	166	ns	1) C <sub>L</sub> = 50 pF	P_9.4.34

<sup>1)</sup> Not subject to production test, specified by design



#### 9.5 SPI Protocol

The relationship between SI and SO content during SPI communication is shown in **Figure 30**. SI line represents the frame sent from the  $\mu$ C and SO line is the answer provided by BTS54220-LBE. The "(previous response)" means that the frame sent back depends on the command frame sent from the  $\mu$ C before.




Figure 30 Relationship between SI and SO during SPI communication

The SPI protocol provides the answer to a command frame only with the next transmission triggered by the  $\mu$ C. Although the biggest majority of commands and frames implemented in BTS54220-LBE can be decoded without the knowledge of what happened before, it is advisable to consider what the  $\mu$ C sent in the previous transmission to decode BTS54220-LBE response frame completely.

More in detail, the sequence of commands to "read" and "write" the content of a register will look as follows:




Figure 31 Register content sent back to µC

There are 3 special situations where the frame sent back to the µC doesn't depend on the previous received frame:

- in case an error in transmission happened during the previous frame (for instance, the clock pulses were not multiple of 8), shown in Figure 32
- when BTS54220-LBE logic supply comes out of Power-On reset condition, as shown in Figure 33
- when  $V_{\rm S}$  <  $V_{\rm SMON}$  and DCR. MJX ≠ 111<sub>B</sub>, as shown in Figure 34




Figure 32 BTS54220-LBE response after an error in transmission






Figure 33 BTS54220-LBE response after coming out of Power-On reset at  $V_{
m DD}$ 




Figure 34 BTS54220-LBE response in case of a negative battery voltage transient

A summary of all possible SPI commands is presented in **Table 14**, including the answer that BTS54220-LBE will send back at the next transmission.



Table 14 SPI Command Summary

Requested Operation	Frame sent to SPOC+ (SI pin)	Frame received from SPOC+ (SO pin) with the next command
Write <b>0UT</b> register	100aaaaa <sub>B</sub> where: "aaaaa <sub>B</sub> " = new <b>0UT</b> register content	0aaaaaaa <sub>B</sub> (Standard Diagnosis)
Read <b>0UT</b> register	$00xx0000_B$ ("xx <sub>B</sub> " = don't care)	10aaaaaa <sub>B</sub> ("aaaaaa <sub>B</sub> " = <b>0UT</b> register content)
Write Configuration register	11aabbbb <sub>B</sub> where: "aa <sub>B</sub> " = register address "bbbb <sub>B</sub> " = new register content	0aaaaaaa <sub>B</sub> (Standard Diagnosis)
Read Configuration register	01aa0000 <sub>B</sub> where: "aa <sub>B</sub> " = register address	11aabbbb <sub>B</sub> where: "aa <sub>B</sub> " = register address "bbbb <sub>B</sub> " = register content
Read Standard Diagnosis	$0xxx0001_B$ ("xxx <sub>B</sub> " = don't care)	0aaaaaaa <sub>B</sub> (Standard Diagnosis)
Read Errors Diagnosis	$0xxx0011_B$ ("xxx <sub>B</sub> " = don't care)	00aaaaaa <sub>B</sub> (Error Diagnosis)
Read Warnings Diagnosis	$0xxx0101_B$ (" $xxx_B$ " = don't care)	00aaaaaa <sub>B</sub> (Warning Diagnosis)



## 9.6 SPI Diagnosis Registers

## 9.6.1 Standard Diagnosis

SO	7	6	5	4	3	2	1	0	Default
	0	TER	LHI	STB	VSMON	ERR_MUX			50 <sub>H</sub>

Field	Bits	Туре	Description				
TER	6	r	Transmission Error  0 <sub>B</sub> Previous transmission was successful (modulo 8 clocks received)  1 <sub>B</sub> (default) Previous transmission failed or first transmission after reset				
LHI	5	r	Limp Home monitor  0 <sub>B</sub> (default) Normal mode operation  1 <sub>B</sub> Limp Home Mode  Standby mode monitor				
STB	4	r	Standby mode monitor  0 <sub>B</sub> Normal mode operation 1 <sub>B</sub> (default) Stand-by mode				
VSMON	3	r	$m{V_{\mathrm{S}}}$ monitor $0_{\mathrm{B}}$ (default) $V_{\mathrm{S}}$ always > $V_{\mathrm{SMON}}$ since last Standard Diagnosis readout $1_{\mathrm{B}}$ $V_{\mathrm{S}} < V_{\mathrm{SMON}}$ at least once				
ERR_MUX	2:0	r	Diagnosis of Channel n in error  000 <sub>B</sub> (default) No channel latched OFF  001 <sub>B</sub> Channel one latched OFF  010 <sub>B</sub> Channel two latched OFF  011 <sub>B</sub> Channel three latched OFF  100 <sub>B</sub> Channel four latched OFF  101 <sub>B</sub> Not used  111 <sub>B</sub> Not used  111 <sub>B</sub> More than one channel latched OFF				



# 9.6.2 Errors Diagnosis

so	7	6	5	4	3	2	1	0	Default
	0	0	0	1	ERR_COUN	10 <sub>H</sub>			

Field	Bits	Туре	Description
ERR_COUNTERn n = 4 to 1	3:0	r	Diagnosis of Channel n $0_B$ (default) No failure $1_B$ Over temperature counter reached to $n_{\text{retry}}$

## 9.6.3 Warnings Diagnosis

so	7	6	5	4	3	2	1	0	Default
	0	0	1	0	ERRn				20 <sub>H</sub>

Field	Bits	Туре	Description
ERRn n = 4 to 1	3:0	r	Warning Diagnosis of Channel n  0 <sub>B</sub> (default) No failure  1 <sub>B</sub> Over temperature counter > 0



## 9.7 SPI Configuration Registers

The following table provides an overview on the registers available and the available addressing space.

Table 15 Register Overview

Register name	Register Bank	Address	SWCR. SWR bit	Content		
OUT	0	(na)	0	Output configuration		
OUT	0	(na)	1	Input status		
SWCR	1	00	(na)	Swap configuration		
LGCR	1	01	0	LED mode configuration		
LGCR	1	01	1	Gate Back Regulation configuration		
HWCR	1	10	(na)	Hardware configuration		
DCR	1	11	(na)	Diagnostic configuration		

## 9.7.1 Output Configuration Register

SWCR. SWR = 0												
Bit	7	6	5	4	3	2	1	0				
Name	$\frac{W}{R} = 1$	RB	5	4	3	2	1	0	Default			
OUT	W/R	0	0	OUT. OUTn	OUT. OUTn							

## 9.7.2 Input Status Register

SWCR. SW	SWCR. SWR = 1											
Bit	7	6	5	4	3	2	1	0				
Name	$\frac{W}{R} = 1$	RB	5	4	3	2	1	0	Default			
OUT	R	0	LHI	1	0	0	OUT. INSTn		90 <sub>H</sub>			

## 9.7.3 Swap Configuration Register

Bit	7	6	5	4	3	2	1	0	Default
Name	$\frac{W}{R} = 1$	RB	AD	DR	3	2	1	0	
SWCR	W/R	1	00		SWCR. SWR	1	0	0	C4 <sub>H</sub>



## 9.7.4 LED Mode Configuration Register

SWCR. SWR = 0								
Name	$\frac{W}{R} = 1$	RB	ADDR	3	2	1	0	Default
LGCR	W/R	1	01	0	LGCR. LEDn		0	D0 <sub>H</sub>

### 9.7.5 Gate Back Regulation Register

SWCR. SWR = 1								
Name	$\frac{W}{R} = 1$	RB	ADDR	3	2	1	0	Default
LGCR	W/R	1	01	LGCR. GBRn		DF <sub>H</sub>		

## 9.7.6 Hardware Configuration Register

Name	$\frac{\mathbf{W}}{\mathbf{R}} = 1$	RB	ADDR	3	2	1	0	Default
HWCR	R	1	10	HWCR. RCR	HWCR. COL	HWCR. STB	0	E2 <sub>H</sub>
	W	1	10	HWCR. RCR	HWCR. COL	HWCR. RST	HWCR. CTC	-



## 9.7.7 Diagnosis Control Register

Name	$\frac{W}{R} = 1$	RB	ADDR	3	2	1	0	Default
DCR	R	1	11	DCR. SBM	DCR. MUX			F7 <sub>H</sub>
	W	1	11	0	DCR. MUX			-

## 9.7.8 Configuration Register Bit Overview

Field	Bits	Type	Description
RB	6	rw	Register Bank  0 <sub>B</sub> (default) Read / write to 0UT register  1 <sub>B</sub> Read / write to other registers
0UT. 0UTn n = 5 to 1	4:0	rw	Output Control Register of Channel n  0 <sub>B</sub> (default) channel is OFF  1 <sub>B</sub> Channel is ON
0UT. I NSTn n = 2 to 1	1:0	r	Input Status Monitor Channel n  0 <sub>B</sub> (default) Input signal is "low"  1 <sub>B</sub> Input signal is "high"
LGCR. LEDn n = 3 to 2	2:1	rw	Set LED Mode for Channel n  0 <sub>B</sub> (default) Channel n is in bulb mode  1 <sub>B</sub> Channel n is in LED mode
LGCR. GBRn n = 4 to 1	3:0	rw	Gate Back Regulation for Channel n  0 <sub>B</sub> Gate back regulation for Channel n is forced OFF  1 <sub>B</sub> (default) Gate back regulation for Channel n is active
HWCR. CTC	0	w	Clear Thermal Counter  0 <sub>B</sub> (default) Thermal latches are untouched  1 <sub>B</sub> Command: Clear all thermal latches
HWCR. RST	1	w	Reset Command  0 <sub>B</sub> (default) Normal operation  1 <sub>B</sub> Execute reset command
HWCR. STB	1	r	Standby Mode  0 <sub>B</sub> Device is awake  1 <sub>B</sub> (default) Device is in Standby mode
HWCR. COL	2	rw	Input Combinatorial Logic Configuration  0 <sub>B</sub> (default) Input signal OR-combined with according <b>0UT</b> register bit  1 <sub>B</sub> Input signal AND-combined with according <b>0UT</b> register bit
HWCR. RCR	3	rw	$ \begin{array}{ll} \textbf{Retry Counter Reset} \\ \textbf{0}_{\text{B}} & \text{(default) Retry Counter is reset only for } \textbf{HWCR. CTC} = 1 \text{ (and } V_{\text{DD}} \text{ reset)} \\ \textbf{1}_{\text{B}} & \text{Retry Counter is reset for every IN-pin or } \textbf{0UT. 0UTn "high" to "low"} \\ & \text{transition for } n_{\text{retry}} < n_{\text{retry,max}} \text{ and also for } \textbf{HWCR. CTC} = 1 \text{ (and } V_{\text{DD}} \text{ reset)} \\ \end{array} $



Field	Bits	Type	Description
SWCR. SWR	1	rw	Switch Register
			<ul> <li>O<sub>B</sub> (default) OUT. OUTn and LGCR. LEDn can be written and read</li> <li>OUT. INSTn can be read and LGCR. GBRn can be written and read</li> </ul>
DCR. SBM	3	r	Switch Bypass Monitor <sup>2)</sup>
			$0_{\rm B}  V_{\rm DS} < V_{\rm DS(SB)}$
			$1_{\rm B}$ $V_{\rm DS} > V_{\rm DS(SB)}$
DCR. MUX	2:0	rw	Set Current Sense Multiplexer Configuration in OFF-state
			000 <sub>B</sub> IS pin is high impedance
			001 <sub>B</sub> IS pin is high impedance
			010 <sub>B</sub> IS pin is high impedance
			011 <sub>B</sub> IS pin is high impedance
			100 <sub>B</sub> Diagnosis enable of external driver activated (EDD set to "high")
			101 <sub>B</sub> IS pin is high impedance
			110 <sub>B</sub> IS pin is high impedance
			111 <sub>B</sub> Stand-by mode (IS pin is high impedance)
			Set Multiplexer Configuration in ON-state
			000 <sub>B</sub> Current sense of channel 1 is routed to IS pin
			001 <sub>B</sub> Current sense of channel 2 is routed to IS pin
			010 <sub>B</sub> Current sense of channel 3 is routed to IS pin
			011 <sub>B</sub> Current sense of channel 4 is routed to IS pin
			100 <sub>B</sub> Diagnosis enable of external driver activated (EDD set to "high")
			101 <sub>B</sub> IS pin is high impedance
			110 <sub>B</sub> IS pin is high impedance
			111 <sub>B</sub> Stand-by mode (IS pin is high impedance))

<sup>1)</sup> In Limp Home Mode (LHI pin set to "high") the combinatorial logic is switched to OR-mode.

<sup>2)</sup> The switch bypass monitor compares the threshold  $V_{\rm DS(SB)}$  with the voltage  $V_{\rm DS}$  across the power transistor of that channel which is selected by the current sense multiplexer ( ${\bf DCR.~MUX}$ ).



**Application Description** 

## 10 Application Description

The following figure describes a typical operating circuit. It shall not be considered as a warranty of a certain functionality, condition or quality of the device. The **Table 16** shows suggested component values and purposes.




Figure 35 Application Circuit Example



### **Application Description**

Table 16 Suggested Component Values

Reference	Value	Purpose
$R_{VDD}$	500 Ω	Device logic protection (Size 1206 recommended)
R <sub>IN</sub>	8 kΩ	Protection of the $\mu C$ during overvoltage, reverse polarity and loss of ground
R <sub>1</sub>	4.7 kΩ	Protection resistor for overvoltage, reverse polarity and loss of ground. Value to be tuned with $\mu C$ specification
R <sub>IS</sub>	2.7 kΩ	Sense resistor
R <sub>ADC</sub>	1 kΩ	μC-ADC voltage spikes filtering
R <sub>CS</sub>	3.9 kΩ	Protection of the µC during overvoltage and reverse polarity
R <sub>SCLK</sub>	3.9 kΩ	Protection of the µC during overvoltage and reverse polarity
$R_{SO}$	3.9 kΩ	Protection of the µC during overvoltage and reverse polarity
R <sub>SI</sub>	3.9 kΩ	Protection of the µC during overvoltage and reverse polarity
R <sub>LHI</sub>	8 kΩ	Protection of the µC during overvoltage and reverse polarity
R <sub>EDO</sub>	8 kΩ	Protection of the device during overvoltage, reverse polarity of external driver
R <sub>EDD</sub>	8 kΩ	Protection of the device during overvoltage, reverse polarity of external driver
C <sub>ADC</sub>	1 nF	μC-ADC voltage spikes filtering
C <sub>VDD</sub>	100 nF	Logic supply voltage spikes filtering
C <sub>VS1</sub>	68 nF	Battery voltage spikes filtering
C <sub>VS2</sub>	100 nF	Battery voltage spikes filtering
C <sub>OUT</sub>	10 nF	For improved electromagnetic compatibility (EMC)
$\overline{C_{GND}}$	8.2 nF	Ground voltage spikes filtering (optional for improved robustness against battery voltage transients)
$R_{GND}$	100 Ω	Ground voltage spikes filtering (optional for improved robustness against battery voltage transients)
R <sub>REC</sub>	1 kΩ	Ground voltage recycling path (optional for providing a recycle path in case of loss of Battery)
$\overline{Z_1}$	7 V	Protection of μC during overvoltage. Zener diode
$\overline{Z_2}$	P6SMB30	Protection of device during overvoltage. Zener diode
$\overline{D_{GND}}$	BAS70	Protection of device during reverse polarity. Schottky diode

Package Outlines BTS54220-LBE

# 11 Package Outlines BTS54220-LBE




Figure 36 TSON-24-10 Package drawing



#### Package Outlines BTS54220-LBE




Figure 37 TSON-24 Package pads and stencil

#### **Green Product (RoHS Compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Note: You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

Edition 2016-10-10

Published by Infineon Technologies AG 81726 Munich, Germany © 2016 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Legal Disclaimer for short-circuit capability

Infineon disclaims any warranties and liabilities, whether expressed nor implied, for any short-circuit failures below the threshold limit.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.