

# STD35P6LLF6

## P-channel 60 V, 0.025 Ω typ., 35 A STripFET<sup>™</sup> F6 Power MOSFET in a DPAK package

Datasheet - production data



#### Figure 1: Internal schematic diagram



This is information on a product in full production.

### **Features**

Order code	VDSS	RDS(on) max.	on) max. ID	
STD35P6LLF6	60 V	0.028 Ω	35 A	70 W

- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

### **Applications**

• Switching applications

### Description

This device is a P-channel Power MOSFET developed using the STripFET<sup>TM</sup> F6 technology, with a new trench gate structure. The resulting Power MOSFET exhibits very low R<sub>DS(on)</sub> in all packages.

#### Table 1: Device summary

Order code	Marking	Package	Packaging
STD35P6LLF6	35P6LLF6	DPAK Tape and Reel	

1/16

### Contents

### Contents

1	Electric	Electrical ratings3				
2	Electric	cal characteristics	4			
	2.1	Electrical characteristics (curves)	6			
3	Test cir	rcuits	8			
4	Packag	e information	9			
	4.1	DPAK package information				
	4.2	Packing information	13			
5	Revisio	on history	15			



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V <sub>DS</sub>	Drain-source voltage	60	V	
V <sub>GS</sub>	Gate-source voltage	± 20	V	
lo	Drain current (continuous) at Tc = 25 °C	35	А	
lь	Drain current (continuous) at Tc = 100 °C	25	А	
IDM <sup>(1)</sup>	Drain current (pulsed)	140	А	
Ртот	Total dissipation at $T_c = 25 \ ^{\circ}C$	70	W	
T <sub>stg</sub>	Storage temperature range		°C	
Tj	Operating junction temperature range	-55 to 175		

#### Notes:

<sup>(1)</sup>Pulse width limited by safe operating area.

Table 3: Thermal data				
Symbol	Parameter	Value	Unit	
Rthj-case	Thermal resistance junction-case max 2.14		°C/W	



For the P-channel Power MOSFET, current polarity of voltages and current have to be reversed.



## 2 Electrical characteristics

(T<sub>c</sub> = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS}=0~V,~I_D=250~\mu A$	60			V
	I <sub>DSS</sub> Zero gate voltage Drain current	$V_{GS}=0~V,~V_{DS}=60~V$			1	μA
IDSS		$    V_{GS} = 0 \ V, \ V_{DS} = 60 \ V, \\    T_C = 125 \ ^{\circ}C^{(1)} $			10	μA
Igss	Gate-body leakage current	$V_{DS} = 0 \text{ V},  V_{GS} = \pm 20 \text{ V}$			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 µA	1		2.5	V
R <sub>DS(on)</sub> Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 17.5 \text{ A}$		0.025	0.028	Ω	
	resistance	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 17.5 A		0.03	0.036	12

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test.

Symbol	Dol Parameter Test conditions		Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	3780	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz,	-	262	-	pF
Crss	Reverse transfer capacitance	V <sub>GS</sub> = 0 V	-	170	-	pF
Qg	Total gate charge	V <sub>DD</sub> = 30 V, I <sub>D</sub> = 35 A,	-	30	-	nC
Qgs	Gate-source charge	$V_{GS} = 0$ to 4.5 V (see Figure	-	10.8	-	nC
$Q_{gd}$	Gate-drain charge	14: "Gate charge test circuit")	-	10.5	-	nC
Rg	Gate input resistance	$I_D = 0$ A, gate DC bias = 0 V, f = 1 MHz, magnitude of alternative signal = 20 mV	-	1.7	-	Ω

#### Table 5: Dynamic

#### Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time		-	51.4	-	ns
tr	Rise time	$V_{DD} = 30 \text{ V}, \text{ I}_D = 17.5 \text{ A}$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see	-	39	-	ns
t <sub>d(off)</sub>	Turn-off-delay time	Figure 13: "Switching times	-	171	-	ns
tr	Fall time	test circuit for resistive load")	-	21	-	ns



For the P-channel Power MOSFET, current polarity of voltages and current have to be reversed.



#### Electrical characteristics

	Table 7: Source drain diode						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 35 A	-		1.5	V	
trr	Reverse recovery time	I <sub>SD</sub> = 35 A, di/dt = 100 A/µs,	-	34		ns	
Qrr	Reverse recovery charge	V <sub>DD</sub> = 48 V, (see Figure 15: "Test circuit for inductive load	-	48		nC	
IRRM	Reverse recovery current	switching and diode recovery times")	-	2.8		А	

#### Notes:

 $^{(1)}\text{Pulse test:}$  pulse duration = 300  $\mu\text{s},$  duty cycle 1.5%



For the P-channel Power MOSFET, current polarity of voltages and current have to be reversed.











#### STD35P6LLF6

57

#### **Electrical characteristics**







### 3 Test circuits







### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.









#### STD35P6LLF6

#### Package information

LF6			Package information
	Table 8: DPAK (TO-252	) type A2 mechanical da	ita
Dim.		mm	
Dini.	Min.	Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	5.10	5.20	5.30
е	2.16	2.28	2.40
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°



#### Package information

#### STD35P6LLF6





57

### 4.2 Packing information





#### Figure 19: DPAK (TO-252) reel outline



Table 9: DPAK (TO-252) tape and reel mechanical data					
	Таре			Reel	
Dim	n	ım	Dim	n	nm
Dim.	Min.	Max.	– Dim.	Min.	Max.
A0	6.8	7	A		330
B0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Bas	e qty.	2500
P1	7.9	8.1	Bull	k qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

#### Table 9: DPAK (TO-252) tape and reel mechanical data



## 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
11-Dec-2013	1	First release.
24-Feb-2015	2	In title description on cover page, changed $0.02 \Omega$ to $0.023 \Omega$ In features table on cover page, changed $0.028 \Omega$ to $0.026 \Omega$ Updated Table 2: Absolute maximum ratings Updated Table 4: Static – renamed table and updated Static drainsource on-resistance values Updated Table 5: Dynamic – test conditions and all typical values Updated Table 6: Switching times – test conditions and all typical values Updated Table 7: Source-drain diode – test conditions and all typical values Added Section 2.2: Electrical characteristics (curves) Updated Section 4: Package mechanical data Minor text changes
03-Apr-2017	3	Updated V <sub>SD</sub> maximum value in <i>Table 7: "Source drain diode"</i> . Updated <i>Section 4.1: "DPAK package information"</i> Minor text changes.



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

