life.augmented

TO-220FP

ultra narrow leads

D(2)

S(3)

Figure 1: Internal schematic diagram

G(1) O

STFU23N80K5

N-channel 800 V, 0.23 Ω typ., 16 A MDmesh[™] K5 Power MOSFET in a TO-220FP ultra narrow leads package

Datasheet - production data



Order code	VDS	RDS(on) max.	ID	Ртот
STFU23N80K5	800 V	0.28 Ω	16 A	35 W

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh[™] K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

NG1D2S3Z

Order code	Marking	Package	Packing
STFU23N80K5	23N80K5	TO-220FP ultra narrow leads	Tube

DocID030365 Rev 1

This is information on a product in full production.

www.st.com

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220FP ultra narrow leads package information	9
5	Revisio	n history	11



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	±30	V
Ip	Drain current (continuous) at T _{case} = 25 °C	16	А
ID	Drain current (continuous) at T _{case} = 100 °C		A
I _{DM} ⁽¹⁾	Drain current (pulsed)	64	А
Ртот	Total dissipation at T _{case} = 25 °C	35	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	4.5	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	v/ns
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t= 1 s, T_{c} = 25 °C)		V
T _{stg}	Storage temperature range -55 to 150		°C
Tj	Operating junction temperature range		C

Notes:

 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Pulse}}$ width is limited by safe operating area.

 $^{(2)}I_{SD} \leq$ 16 A, di/dt=100 A/µs, V_{DS} peak < V(BR)DSS, V_{DD} = 80% V(BR)DSS $^{(3)}V_{DS} \leq$ 640 V

Table 3: Thermal data

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance junction-case	3.6	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	50	

Table 4: Avalanche characteristics

Symbol	Parameter		Unit
I _{AR} ⁽¹⁾	Avalanche current, repetitive or not repetitive		А
Eas ⁽²⁾	Single pulse avalanche energy		mJ

Notes:

 $^{(1)}\mbox{Pulse}$ width limited by $T_{jmax}.$

 $^{(2)}Starting T_{j}$ = 25 °C, ID = IAR, VDD = 50 V.



2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	800			V
	Zara gata valtaga drain	$V_{GS} = 0 V, V_{DS} = 800 V$			1	
IDSS	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 800 V,$ $T_{case} = 125 \ ^{\circ}C^{(1)}$			50	μA
I _{GSS}	Gate-body leakage current	V_{DS} = 0 V, V_{GS} = ±20 V			±10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 8 \text{ A}$		0.23	0.28	Ω

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1000	-	
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V	I	65	-	pF
Crss	Reverse transfer capacitance	VG3 - V V	I	1.5	-	
C _{O(tr)} ⁽¹⁾	Equivalent output capacitance	V_{DS} = 0 to 640 V, V_{GS} = 0 V	-	165	-	۶L
C _{O(er)} ⁽²⁾	Equivalent output capacitance	$V_{DS} = 0$ to 640 V, $V_{GS} = 0$ V	I	59	-	pF
R_{G}	Intrinsic gate resistance	$f = 1 MHz, I_D = 0 A$	-	4.7	-	Ω
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, \text{ I}_{D} = 16 \text{ A},$	I	33	-	
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V (see <i>Figure 14: "Test circuit</i>	-	6	-	nC
Q_{gd}	Gate-drain charge	for gate charge behavior")	-	25	-	

Table 6: Dynamic

Notes:

 $^{(1)}$ Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when VDs increases from 0 to 80% VDSS.

 $^{(2)}\mathsf{E}\mathsf{nergy}$ related is defined as a constant equivalent capacitance giving the same stored energy as Coss when Vps increases from 0 to 80% Vpss.



Electrical characteristics

	Table 7: Switching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
t _{d(on)}	Turn-on delay time	V _{DD} = 400 V, I _D = 8 A	-	14	-			
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13: "Test circuit for	-	9	-			
td(off)	Turn-off delay time	resistive load switching times"	-	48	-	ns		
tr	Fall time	and Figure 18: "Switching time waveform")	-	9	-			

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		16	А
Isdm ⁽¹⁾	Source-drain current (pulsed)		-		64	А
Vsd ⁽²⁾	Forward on voltage	V_{GS} = 0 V, I_{SD} = 16 A	-		1.5	V
trr	Reverse recovery time	I _{SD} = 16 A, di/dt = 100 A/µs,	-	410		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 15: "Test circuit for	-	7		μC
Irrm	Reverse recovery current	inductive load switching and diode recovery times")	-	34		А
t _{rr}	Reverse recovery time	I _{SD} = 16 A, di/dt = 100 A/µs,	-	650		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{\text{j}} = 150 ^{\circ}\text{C}$ (see Figure 15: "Test circuit for	-	10		μC
Irrm	Reverse recovery current	inductive load switching and diode recovery times")	-	32		A

Notes:

⁽¹⁾ Pulse width is limited by safe operating area.

 $^{(2)}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _(BR) GSO	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	±30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.







DocID030365 Rev 1



STFU23N80K5

57

Electrical characteristics







DocID030365 Rev 1

3 Test circuits







DocID030365 Rev 1

57

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 TO-220FP ultra narrow leads package information



Figure 19: TO-220FP ultra narrow leads package outline



Package information

STFU23N80K5

nformation	ormation STFU23N80K5						
Та	ble 10: TO-220FP ultra na	rrow leads mechanical	data				
Dim		mm					
Dim.	Min.	Тур.	Max.				
А	4.40		4.60				
В	2.50		2.70				
D	2.50		2.75				
E	0.45		0.60				
F	0.65		0.75				
F1	-		0.90				
G	4.95		5.20				
G1	2.40	2.54	2.70				
Н	10.00		10.40				
L2	15.10		15.90				
L3	28.50		30.50				
L4	10.20		11.00				
L5	2.50		3.10				
L6	15.60		16.40				
L7	9.00		9.30				
L8	3.20		3.60				
L9	-		1.30				
Dia.	3.00		3.20				



5 Revision history

Date	Revision	Changes
21-Feb-2017	1	First release



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

