

Si5346-D EVALUATION BOARD USER'S GUIDE

Description

The Si5346-D-EVB is used for evaluating the Si5346 Any-Frequency, Any-Output, Jitter-Attenuating Clock Multiplier revision D. The device revision is distinguished by a white 1 inch x 0.187 inch label with the text "SI5346-D-EB" installed in the lower left hand corner of the board. (For ordering purposes only, the terms "EB" and "EVB" refer to the board and the kit respectively. For the purpose of this document, the terms are synonymous in context.)

EVB Features

- Powered from USB port or external power supply.
- Onboard 48 MHz XTAL allows standalone or holdover mode of operation on the Si5346.
- CBProTM GUI programmable V_{DD} supply allows device to operate from 3.3, 2.5, or 1.8 V.
- CBProTM GUI programmable V_{DDO} supplies allow each of the 4 outputs to have its own power supply voltage selectable from 3.3, 2.5, or 1.8 V.
- CBPro[™] GUI allows control and measurement of voltage, current, and power of V_{DD} and all 4 V_{DDO} supplies.
- Status LEDs for power supplies and control/status signals of Si5346.
- SMA connectors for input clocks, output clocks, and optional external timing reference clock.



Figure 1. Si5346-D Evaluation Board

1. Si5346-D-EB Functional Block Diagram

Below is a functional block diagram of the Si5346-D-EB. This evaluation board can be connected to a PC via the main USB connector for programming, control, and monitoring. See section "3. Quick Start" or section "9. Installing ClockBuilderPro (CBPro) Desktop Software" for more information.




Figure 2. Si5346-D-EB Functional Block Diagram



2. Si5346-D-EVB Support Documentation and ClockBuilderPro Software

All Si5346-D-EVB schematics, BOMs, User's Guides, and software can be found online at the following link: http://www.silabs.com/products/clocksoscillators/pages/si538x-4x-evb.aspx

3. Quick Start

- 1. Install ClockBuilderPro[™] desktop software from http://www.silabs.com/CBPro.
- 2. Connect a USB cable from Si5346-D-EB to the PC where the software was installed.
- 3. Leave the jumpers as installed from the factory, and launch the ClockBuilderPro software.
- 4. You can use ClockBuilderPro[™] to create, download, and run a frequency plan on the Si5346-D-EB.
- 5. For the Si5346 data sheet, go to http://www.silabs.com/timing.



Si5346-D-EVB

4. Jumper Defaults

Location	Туре	I = Installed 0 = Open	Location	Туре	I = Installed 0 = Open
JP1	2 pin	I			
JP2	2 pin	I			
JP3	2 pin	0			
JP4	2 pin	I			
JP5	3 pin	1 to 2 (USB)			
			J17	5 x 2 Hdr	All 5 installed

Table 1. Si5346-D-EB Jumper Defaults



5. Status LEDs

Location	Silkscreen	Color	Status Function Indication
D5	LOS_XAXBB	Blue	XA/XB Loss of Signal indicator
D6	INTRB	Blue	MCU INTR (Interrupt) active
D7	LOL_BB	Blue	DSPLL A Loss of Lock indicator
D8	LOL_AB	Blue	DSPLL B Loss of Lock indicator
D11	+5V MAIN	Green	Main USB +5V present
D12	READY	Green	MCU Ready
D13	BUSY	Green	MCU Busy

Table 2. Si5346-D- EB Status LEDs

D5, D6, D7, and D8 are status LEDs indicating the device alarms currently asserted. D11 is illuminated when USB +5 V supply voltage is present. D12 and D13 are status LEDs showing on-board MCU activity.





Figure 3. Status LEDs



6. Clock Input Circuits (INx/INxB)

The Si5346-D-EB has eight SMA connectors (IN0/IN0B–IN3/IN3B) for receiving external clock signals. All input clocks are terminated as shown in Figure 4 below. Note input clocks are ac-coupled and 50 Ω terminated. This represents four differential input clock pairs. Single-ended clocks can be used by appropriately driving one side of the differential pair with a single-ended clock. For details on how to configure inputs as single-ended, please refer to the Si5346 data sheet. Typically a 0.1 μ F dc block is sufficient, however, 10 μ F may be needed for lower input frequencies. Note that the EVB is populated with both dc block capacitor values.





7. Clock Output Circuits (OUTx/OUTxB)

Each of the eight output drivers (four differential pairs) is ac-coupled to its respective SMA connector. The output clock termination circuit is shown in Figure 5 below. The output signal will have no dc bias. If dc coupling is required, the ac coupling capacitors can be replaced with a resistor of appropriate value. The Si5346-D-EB provides an L-network at OUT0/OUT0B output pins for optional output termination resistors. Note that components with schematic "**NI**" designation are not normally populated.




Figure 5. Output Clock Termination Circuit



8. External Reference Clock Input Circuit (XA/XB)

The Si5346-D-EB supports either XTAL or external reference clock on XA/XB. By default, the XTAL is populated. If a reference clock is required for testing, remove Y1 and place C93/C94. A low-jitter reference clock can then be applied to J25/J26. Note that XA/XB is the jitter reference for the device. Jitter performance at the output of the Si5346 will depend on the jitter performance of the reference clock at XA/XB.




Figure 6. External Reference Clock Termination Circuit



Si5346-D-EVB

9. Installing ClockBuilderPro (CBPro) Desktop Software

To install the CBOPro software on any Windows 7 (or above) PC:

Go to http://www.silabs.com/CBPro and download ClockBuilderPro software.

Installation instructions and User's Guide for ClockBuilderPro[™] can be found at the download link shown above. Please follow the instructions as indicated.

10. Using the Si5346-D-EVB

10.1. Connecting the EVB to Your Host PC

Once ClockBuilderPro[™] software is installed, connect to the EVB with a USB cable as shown below.




Figure 7. EVB Connection Diagram

10.2. Additional Power Supplies

Although additional power (besides the power supplied by the host PC's USB port) is **not** needed for most configurations, two additional +5 VDC power supplies (MAIN and AUX) can be connected to J33 and J34 (located on the bottom of the board, near the USB connector). Refer to the Si5346-D-EB schematic for details.



10.3. Overview of ClockBuilderPro[™] Applications

The following instructions and screen captures may vary slightly depending on your version of ClockBuilder Pro. The ClockBuilderPro[™] installer will install **two** main applications:

Work With a Design	Quick Links		
Create New Design	Etter Attenuator Clock Products Knowledge Base		
Dpen Design Project File	Custom Fart Number Lookup CostBudder Co. Kts. App		
🛪 Open Sample Design	Applications Documentation		
Evaluation Board Detected S5146 EVE Open Default Plan Open EVE GUL	10:45/100G Line Cerd White Paper Optimizing S1314: Jitter Performance App Note SystE and ITEE 1588 App Note		
Tools	ClockBuilder Pro Documentation		
Export Configuration	Clifta Draniew Clifta Knowledge Base		

Figure 8. Application #1: ClockbuilderPro Wizard

Use the CBPro Wizard to:

- Create a new design
- Review or edit an existing design
- Export: create in-system programming

4 DUT 125 3	SC 001	Segu	ei Gétar	Replators At	Villagee 070	Sterus Regis	Aarts.
				Voltage	Current	Posse	
V00	1.80V		04	1.387 V	185 mA	238 mW	And
VDD4			08	2.890.V	281 mA	546 mW	Rend
V0008	2.50V		0	2.490 V	15 mA	37 mW	Read
VDDGL	2.90V		Gen	2.487 V	17 MA	42 mW	Read
V0002	3.50V		0	2.474 V	15 mA	37.mW	Read
V0003	2.50V	Ľ	04	2.482 V	L8 mA	45 mW	Read
All Output - [*	Select v			Total	441 mA	0.045 W	Read All



Use the EVB GUI to:

- Download configuration to EVB's DUT (Si5346)
- Control the EVB's regulators
- Monitor voltage, current, power on the EVB



10.4. Common ClockBuilderPro[™] Work Flow Scenarios

There are three common workflow scenarios when using CBPro and the Si5346-D-EVB. These workflow scenarios are:

- Workflow Scenario #1: Testing a Silicon Labs-Created Default Configuration
- Workflow Scenario #2: Modifying the Default Silicon Labs-Created Device Configuration
- Workflow Scenario #3: Testing a User-Created Device Configuration

Each is described in more detail in the following sections.

10.5. Workflow Scenario #1: Testing a Silicon Labs-Created Default Configuration

The flow for using the EVB GUI to initialize and control a device on the EVB is as follows.

Once the PC and EVB are connected, launch ClockBuilder Pro by clicking on this icon on your PC's desktop.



Figure 10. ClockBuilderPro Desktop Icon

If an EVB is detected, click on the "Open Default Plan" button on the Wizard's main menu. CBPro automatically detects the EVB and device type.



Figure 11. Open Default Plan

Once you open the default plan (based on your EVB model number), a popup will appear.



Figure 12. Write Design to EVB Dialog

Select "Yes" to write the default plan to the Si5346 device mounted on your EVB. This ensures the device is completely reconfigured per the Silicon Labs default plan for the DUT type mounted on the EVB.



CB Si5346 Design Write	Ca terret	x
Writing Si5346 Design to EVB Address 0x0270		

Figure 13. Writing Design Status

After CBPro writes the default plan to the EVB, click on "Open EVB GUI" as shown below.




Figure 14. Open EVB GUI

The EVB GUI will appear. Note all power supplies will be set to the values defined in the device's default CBPro project file created by Silicon Labs, as shown below.

	elp				1				
Info	DUT SPI	12C	DUT Regis	ster Editor	Regulators	All Voltages	GPIO	Status Regist	ers
					Voltage	Curre	nt	Power	
	VDD	1.8	ov 🗖	On	1.781 V	193	mA	344 mW	Read
	VDDA	1		On	3.279 V	120	mA	393 mW	Read
	VDDO	2.5	ov 🔽	On	2.489 V	15	mA	37 mW	Read
	VDDO	2.5	ov 📘	On	2.486 V	17	mA	42 mW	Read
	VDDO	2 2.5	ov 🗖	On	2.477 V	15	mA	37 mW [Read
	VDDOS	3 2.5	ov 🗖	On	2.485 V	18	mA	45 mW	Read
All o	Dutput [- Sel	ect Voltag	ie	Total	378	mA	0.898 W	Read All
Supplies		- Po	wer On	Power O	#	Compare Design Estimates to Measurements			

Figure 15. EVB GUI Window

10.5.1. Verify Free-Run Mode Operation

Assuming no external clocks have been connected to the INPUT CLOCK differential SMA connectors (labeled "INx/INxB") located around the perimeter of the EVB, the DUT should now be operating in free-run mode, as the DUT will be locked to the crystal in this case.

You can run a quick check to determine if the device is powered up and generating output clocks (and consuming power) by clicking on the Read All button highlighted above and then reviewing the voltage, current and power readings for each VDDx supply.

Note: Shutting "Off" then "On" of the VDD and VDDA supplies will power-down and reset the DUT. Every time you do this, to reload the Silicon Labs-created default plan into the DUT's register space, you must go back to the Wizard's main menu and select "Write Design to EVB":






Figure 16. Write Design to EVB

Failure to do the step above will cause the device to read in a pre-programmed plan from its non-volatile memory (NVM). However, the plan loaded from the NVM may not be the latest plan recommended by Silicon Labs for evaluation.

At this point, you should verify the presence and frequencies of the output clocks (running to free-run mode from the crystal) using appropriate external instrumentation connected to the output clock SMA connectors. To verify the output clocks are toggling at the correct frequency and signal format, click on View Design Report as highlighted below.




Figure 17. View Design Report

Your configuration's design report will appear in a new window, as shown below. Compare the observed output clocks to the frequencies and formats noted in your default project's Design Report.






Figure 18. Design Report Window

10.5.2. Verify Locked Mode Operation

Assuming you connect the correct input clocks to the EVB (as noted in the Design Report shown above), the DUT on your EVB will be running in "locked" mode.



10.6. Workflow Scenario #2: Modifying the Default Silicon Labs-Created Device Configuration

To modify the "default" configuration using the CBPro Wizard, click on Edit Configuration with Wizard:



Figure 19. Edit Configuration with Wizard

You will now be taken to the Wizard's step-by-step menus to allow you to change any of the default plan's operating configurations.

Open Sample Desi		1000	CLUICON L				
lockBuild	ler Pro va	2 💁	SILICON LA	18:			
tep 1 of 12 - De	esign ID & No	tes 🔻	Configuring S	61534			
Design ID The design has 8 o	enisten DESIGN	ID0 through DESIGN ID7 that can be up	ed to store a design/configuration/revision identifier.				
Design ID:	5346EVB1	optional; max 8 characters)	ne sone a design contriguition e control de tones.				
	The string you	enter here is stored as ASCII bytes in reg	isters DESIGN_ID0 through DESIGN_ID7.				
Padding Mode:	NULL Padded If you do not enter the full 8 characters, the reamining bytes of DESIGN_JDx will be padded with 0x00 bytes (aka NULL character).						
	Space Pa If you do character	not enter the full 8 characters, the reamin	ing bytes of DESIGN_IDx will be padded with 0x20 bytes (space				
Design Notes Enter anything yo	u want here. The	text is stored in your project file and inclu	ded in design reports (future feature).				
				_			

Figure 20. Design Wizard



Note you can click on the icon on the lower left hand corner of the menu to confirm if your frequency plan is valid. After making your desired changes, you can click on Write to EVB to update the DUT to reconfigure your device real-time. The Design Write status window will appear each time you make a change.



Figure 21. Writing Design Status

10.7. Workflow Scenario #3: Testing a User-Created Device Configuration

To test a previously created user configuration, open the CBPro Wizard by clicking on the icon on your desktop and then selecting Open Design Project File.

ClockBuilder Pro Wicard - Silicon Labs	
SILICON LABS We Make Timing Sim	0
Work With a Design	Quick Links
Create New Design	Jitter Attenuator Clock Products Knowledge Base
Dopen Design Project File	Custom Part Number Lookup ClockBuilder Go iOS App
ex Open Sample Design	Applications Documentation
Evaluation Board Detected Si5346 EVB Open Default Plan Open EVB GUI	10/40/100G Line Card White Paper Optimizing Si534x Jitter Performance App Note SyncF and IEFE 1588 App Note
Tools	ClockBuilder Pro Documentation
Work With a Design Quick Links Create New Design Fitter Attenuator Clock Products Copen Design Project File Custom Part Number Lookup Open Sample Design ClockBuilder Go iOS App Open Sample Design Applications Documentation Evaluation Board Detected Dytem EVB GUI Sis346 EVB Open Default Plan Open Sample Design Dytem EVB GUI	
	and the second second
Q.	Version 1.2 Built on 9/9/2014

Figure 22. Open Design Project File



Si5346-D-EVB

Locate your CBPro design file (*.slabtimeproj or *.sitproj file).design file in the Windows file browser.




Figure 23. Browse to Project File

Select Yes when the WRITE DESIGN to EVB popup appears:



Figure 24. Write Design to EVB Dialog

The progress bar will be launched. Once the new design project file has been written to the device, verify the presence and frequencies of your output clocks and other operating configurations using external instrumentation.



10.8. Exporting the Register Map File for Device Programming by a Host Processor

You can also export your configuration to a file format suitable for in-system programming by selecting Export as shown below:




Figure 25. Export Register Map File

You can now write your device's complete configuration to file formats suitable for in-system programming.



3	egister File Settings File Multi-Project Register/Settings
	About Register Export
	This export will contain the registers that need to be written to the Si538x/4x device to achieve your design/configuration. Each line in the file is an address,data pair in hexadecimal format. The address is two-bytes wide and the data is a single byte. A comma separates the address and data fields. Please refer to the Si538x/4x Family Reference Manual for information on register addressing and how to write the data contained within this export. Note the file includes a write to soft reset the device and load the configuration.
	Options
	Include summary header
	If checked, an informational header will be included at the top of the file. Each line in the header will be prefixed by the # character. The header will contain some basic information about the design, tool, and a timestamp.
	Include pre- and post-write control register writes
	Certain control registers must be written before and after writing the volatile configuration registers. This ensures the device is stable during configuration download and resumes normal operation after the download is complete. You can turn inclusion of this sequence off if your host system is managing this process already.
	I am targeting pre-production samples 🕜
	Preview Export Save to File

Figure 26. Export Settings



11. Writing a New Frequency Plan or Device Configuration to Non-Volatile Memory (OTP)

Note: Writing to the device non-volatile memory (OTP) is **NOT** the same as writing a configuration into the Si5346 using Clock-BuilderPro on the Si5346-D-EB. Writing a configuration into the EVB from ClockBuilderPro is done using Si5346 RAM space and can be done virtually unlimited numbers of times. Writing to OTP is limited as described below.

Refer to the Si534x/8x Family Reference Manuals and device data sheets for information on how to write a configuration to the EVB DUT's non-volatile memory (OTP). The OTP can be programmed a maximum of **two** times only. Care must be taken to ensure the configuration desired is valid when choosing to write to OTP.


12. Si5346-D-EB Schematic and Bill of Materials (BOM)

The Si5346-D-EB Schematic and Bill of Materials (BOM) can be found online at

http://www.silabs.com/products/clocksoscillators/pages/si538x-4x-evb.aspx

Note: Please be aware that the Si5346-D-EB schematic is in OrCad Capture *hierarchical format* and not in a typical "flat" schematic format.





Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Laboratories, A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com